595 lines
25 KiB
C
595 lines
25 KiB
C
/**************************************************************************//**
|
|
* @file spi.h
|
|
* @version V3.00
|
|
* @brief M480 series SPI driver header file
|
|
*
|
|
* @copyright (C) 2016 Nuvoton Technology Corp. All rights reserved.
|
|
*****************************************************************************/
|
|
#ifndef __SPI_H__
|
|
#define __SPI_H__
|
|
|
|
#ifdef __cplusplus
|
|
extern "C"
|
|
{
|
|
#endif
|
|
|
|
|
|
/** @addtogroup Standard_Driver Standard Driver
|
|
@{
|
|
*/
|
|
|
|
/** @addtogroup SPI_Driver SPI Driver
|
|
@{
|
|
*/
|
|
|
|
/** @addtogroup SPI_EXPORTED_CONSTANTS SPI Exported Constants
|
|
@{
|
|
*/
|
|
|
|
#define SPI_MODE_0 (SPI_CTL_TXNEG_Msk) /*!< CLKPOL=0; RXNEG=0; TXNEG=1 \hideinitializer */
|
|
#define SPI_MODE_1 (SPI_CTL_RXNEG_Msk) /*!< CLKPOL=0; RXNEG=1; TXNEG=0 \hideinitializer */
|
|
#define SPI_MODE_2 (SPI_CTL_CLKPOL_Msk | SPI_CTL_RXNEG_Msk) /*!< CLKPOL=1; RXNEG=1; TXNEG=0 \hideinitializer */
|
|
#define SPI_MODE_3 (SPI_CTL_CLKPOL_Msk | SPI_CTL_TXNEG_Msk) /*!< CLKPOL=1; RXNEG=0; TXNEG=1 \hideinitializer */
|
|
|
|
#define SPI_SLAVE (SPI_CTL_SLAVE_Msk) /*!< Set as slave \hideinitializer */
|
|
#define SPI_MASTER (0x0U) /*!< Set as master \hideinitializer */
|
|
|
|
#define SPI_SS (SPI_SSCTL_SS_Msk) /*!< Set SS \hideinitializer */
|
|
#define SPI_SS_ACTIVE_HIGH (SPI_SSCTL_SSACTPOL_Msk) /*!< SS active high \hideinitializer */
|
|
#define SPI_SS_ACTIVE_LOW (0x0U) /*!< SS active low \hideinitializer */
|
|
|
|
/* SPI Interrupt Mask */
|
|
#define SPI_UNIT_INT_MASK (0x001U) /*!< Unit transfer interrupt mask \hideinitializer */
|
|
#define SPI_SSACT_INT_MASK (0x002U) /*!< Slave selection signal active interrupt mask \hideinitializer */
|
|
#define SPI_SSINACT_INT_MASK (0x004U) /*!< Slave selection signal inactive interrupt mask \hideinitializer */
|
|
#define SPI_SLVUR_INT_MASK (0x008U) /*!< Slave under run interrupt mask \hideinitializer */
|
|
#define SPI_SLVBE_INT_MASK (0x010U) /*!< Slave bit count error interrupt mask \hideinitializer */
|
|
#define SPI_TXUF_INT_MASK (0x040U) /*!< Slave TX underflow interrupt mask \hideinitializer */
|
|
#define SPI_FIFO_TXTH_INT_MASK (0x080U) /*!< FIFO TX threshold interrupt mask \hideinitializer */
|
|
#define SPI_FIFO_RXTH_INT_MASK (0x100U) /*!< FIFO RX threshold interrupt mask \hideinitializer */
|
|
#define SPI_FIFO_RXOV_INT_MASK (0x200U) /*!< FIFO RX overrun interrupt mask \hideinitializer */
|
|
#define SPI_FIFO_RXTO_INT_MASK (0x400U) /*!< FIFO RX time-out interrupt mask \hideinitializer */
|
|
|
|
/* SPI Status Mask */
|
|
#define SPI_BUSY_MASK (0x01U) /*!< Busy status mask \hideinitializer */
|
|
#define SPI_RX_EMPTY_MASK (0x02U) /*!< RX empty status mask \hideinitializer */
|
|
#define SPI_RX_FULL_MASK (0x04U) /*!< RX full status mask \hideinitializer */
|
|
#define SPI_TX_EMPTY_MASK (0x08U) /*!< TX empty status mask \hideinitializer */
|
|
#define SPI_TX_FULL_MASK (0x10U) /*!< TX full status mask \hideinitializer */
|
|
#define SPI_TXRX_RESET_MASK (0x20U) /*!< TX or RX reset status mask \hideinitializer */
|
|
#define SPI_SPIEN_STS_MASK (0x40U) /*!< SPIEN status mask \hideinitializer */
|
|
#define SPI_SSLINE_STS_MASK (0x80U) /*!< SPIx_SS line status mask \hideinitializer */
|
|
|
|
|
|
/* I2S Data Width */
|
|
#define SPII2S_DATABIT_8 (0U << SPI_I2SCTL_WDWIDTH_Pos) /*!< I2S data width is 8-bit \hideinitializer */
|
|
#define SPII2S_DATABIT_16 (1U << SPI_I2SCTL_WDWIDTH_Pos) /*!< I2S data width is 16-bit \hideinitializer */
|
|
#define SPII2S_DATABIT_24 (2U << SPI_I2SCTL_WDWIDTH_Pos) /*!< I2S data width is 24-bit \hideinitializer */
|
|
#define SPII2S_DATABIT_32 (3U << SPI_I2SCTL_WDWIDTH_Pos) /*!< I2S data width is 32-bit \hideinitializer */
|
|
|
|
/* I2S Audio Format */
|
|
#define SPII2S_MONO SPI_I2SCTL_MONO_Msk /*!< Monaural channel \hideinitializer */
|
|
#define SPII2S_STEREO (0U) /*!< Stereo channel \hideinitializer */
|
|
|
|
/* I2S Data Format */
|
|
#define SPII2S_FORMAT_I2S (0U<<SPI_I2SCTL_FORMAT_Pos) /*!< I2S data format \hideinitializer */
|
|
#define SPII2S_FORMAT_MSB (1U<<SPI_I2SCTL_FORMAT_Pos) /*!< MSB justified data format \hideinitializer */
|
|
#define SPII2S_FORMAT_PCMA (2U<<SPI_I2SCTL_FORMAT_Pos) /*!< PCM mode A data format \hideinitializer */
|
|
#define SPII2S_FORMAT_PCMB (3U<<SPI_I2SCTL_FORMAT_Pos) /*!< PCM mode B data format \hideinitializer */
|
|
|
|
/* I2S Operation mode */
|
|
#define SPII2S_MODE_SLAVE SPI_I2SCTL_SLAVE_Msk /*!< As slave mode \hideinitializer */
|
|
#define SPII2S_MODE_MASTER (0U) /*!< As master mode \hideinitializer */
|
|
|
|
/* I2S TX FIFO Threshold */
|
|
#define SPII2S_FIFO_TX_LEVEL_WORD_0 (0U) /*!< TX threshold is 0 word \hideinitializer */
|
|
#define SPII2S_FIFO_TX_LEVEL_WORD_1 (1U << SPI_FIFOCTL_TXTH_Pos) /*!< TX threshold is 1 word \hideinitializer */
|
|
#define SPII2S_FIFO_TX_LEVEL_WORD_2 (2U << SPI_FIFOCTL_TXTH_Pos) /*!< TX threshold is 2 words \hideinitializer */
|
|
#define SPII2S_FIFO_TX_LEVEL_WORD_3 (3U << SPI_FIFOCTL_TXTH_Pos) /*!< TX threshold is 3 words \hideinitializer */
|
|
/* I2S RX FIFO Threshold */
|
|
#define SPII2S_FIFO_RX_LEVEL_WORD_1 (0U) /*!< RX threshold is 1 word \hideinitializer */
|
|
#define SPII2S_FIFO_RX_LEVEL_WORD_2 (1U << SPI_FIFOCTL_RXTH_Pos) /*!< RX threshold is 2 words \hideinitializer */
|
|
#define SPII2S_FIFO_RX_LEVEL_WORD_3 (2U << SPI_FIFOCTL_RXTH_Pos) /*!< RX threshold is 3 words \hideinitializer */
|
|
#define SPII2S_FIFO_RX_LEVEL_WORD_4 (3U << SPI_FIFOCTL_RXTH_Pos) /*!< RX threshold is 4 words \hideinitializer */
|
|
|
|
/* I2S Record Channel */
|
|
#define SPII2S_MONO_RIGHT (0U) /*!< Record mono right channel \hideinitializer */
|
|
#define SPII2S_MONO_LEFT SPI_I2SCTL_RXLCH_Msk /*!< Record mono left channel \hideinitializer */
|
|
|
|
/* I2S Channel */
|
|
#define SPII2S_RIGHT (0U) /*!< Select right channel \hideinitializer */
|
|
#define SPII2S_LEFT (1U) /*!< Select left channel \hideinitializer */
|
|
|
|
/* I2S Interrupt Mask */
|
|
#define SPII2S_FIFO_TXTH_INT_MASK (0x01U) /*!< TX FIFO threshold interrupt mask \hideinitializer */
|
|
#define SPII2S_FIFO_RXTH_INT_MASK (0x02U) /*!< RX FIFO threshold interrupt mask \hideinitializer */
|
|
#define SPII2S_FIFO_RXOV_INT_MASK (0x04U) /*!< RX FIFO overrun interrupt mask \hideinitializer */
|
|
#define SPII2S_FIFO_RXTO_INT_MASK (0x08U) /*!< RX FIFO time-out interrupt mask \hideinitializer */
|
|
#define SPII2S_TXUF_INT_MASK (0x10U) /*!< TX FIFO underflow interrupt mask \hideinitializer */
|
|
#define SPII2S_RIGHT_ZC_INT_MASK (0x20U) /*!< Right channel zero cross interrupt mask \hideinitializer */
|
|
#define SPII2S_LEFT_ZC_INT_MASK (0x40U) /*!< Left channel zero cross interrupt mask \hideinitializer */
|
|
|
|
/*@}*/ /* end of group SPI_EXPORTED_CONSTANTS */
|
|
|
|
|
|
/** @addtogroup SPI_EXPORTED_FUNCTIONS SPI Exported Functions
|
|
@{
|
|
*/
|
|
|
|
/**
|
|
* @brief Clear the unit transfer interrupt flag.
|
|
* @param[in] spi The pointer of the specified SPI module.
|
|
* @return None.
|
|
* @details Write 1 to UNITIF bit of SPI_STATUS register to clear the unit transfer interrupt flag.
|
|
* \hideinitializer
|
|
*/
|
|
#define SPI_CLR_UNIT_TRANS_INT_FLAG(spi) ((spi)->STATUS = SPI_STATUS_UNITIF_Msk)
|
|
|
|
/**
|
|
* @brief Trigger RX PDMA function.
|
|
* @param[in] spi The pointer of the specified SPI module.
|
|
* @return None.
|
|
* @details Set RXPDMAEN bit of SPI_PDMACTL register to enable RX PDMA transfer function.
|
|
* \hideinitializer
|
|
*/
|
|
#define SPI_TRIGGER_RX_PDMA(spi) ((spi)->PDMACTL |= SPI_PDMACTL_RXPDMAEN_Msk)
|
|
|
|
/**
|
|
* @brief Trigger TX PDMA function.
|
|
* @param[in] spi The pointer of the specified SPI module.
|
|
* @return None.
|
|
* @details Set TXPDMAEN bit of SPI_PDMACTL register to enable TX PDMA transfer function.
|
|
* \hideinitializer
|
|
*/
|
|
#define SPI_TRIGGER_TX_PDMA(spi) ((spi)->PDMACTL |= SPI_PDMACTL_TXPDMAEN_Msk)
|
|
|
|
/**
|
|
* @brief Disable RX PDMA transfer.
|
|
* @param[in] spi The pointer of the specified SPI module.
|
|
* @return None.
|
|
* @details Clear RXPDMAEN bit of SPI_PDMACTL register to disable RX PDMA transfer function.
|
|
* \hideinitializer
|
|
*/
|
|
#define SPI_DISABLE_RX_PDMA(spi) ( (spi)->PDMACTL &= ~SPI_PDMACTL_RXPDMAEN_Msk )
|
|
|
|
/**
|
|
* @brief Disable TX PDMA transfer.
|
|
* @param[in] spi The pointer of the specified SPI module.
|
|
* @return None.
|
|
* @details Clear TXPDMAEN bit of SPI_PDMACTL register to disable TX PDMA transfer function.
|
|
* \hideinitializer
|
|
*/
|
|
#define SPI_DISABLE_TX_PDMA(spi) ( (spi)->PDMACTL &= ~SPI_PDMACTL_TXPDMAEN_Msk )
|
|
|
|
/**
|
|
* @brief Get the count of available data in RX FIFO.
|
|
* @param[in] spi The pointer of the specified SPI module.
|
|
* @return The count of available data in RX FIFO.
|
|
* @details Read RXCNT (SPI_STATUS[27:24]) to get the count of available data in RX FIFO.
|
|
* \hideinitializer
|
|
*/
|
|
#define SPI_GET_RX_FIFO_COUNT(spi) (((spi)->STATUS & SPI_STATUS_RXCNT_Msk) >> SPI_STATUS_RXCNT_Pos)
|
|
|
|
/**
|
|
* @brief Get the RX FIFO empty flag.
|
|
* @param[in] spi The pointer of the specified SPI module.
|
|
* @retval 0 RX FIFO is not empty.
|
|
* @retval 1 RX FIFO is empty.
|
|
* @details Read RXEMPTY bit of SPI_STATUS register to get the RX FIFO empty flag.
|
|
* \hideinitializer
|
|
*/
|
|
#define SPI_GET_RX_FIFO_EMPTY_FLAG(spi) (((spi)->STATUS & SPI_STATUS_RXEMPTY_Msk)>>SPI_STATUS_RXEMPTY_Pos)
|
|
|
|
/**
|
|
* @brief Get the TX FIFO empty flag.
|
|
* @param[in] spi The pointer of the specified SPI module.
|
|
* @retval 0 TX FIFO is not empty.
|
|
* @retval 1 TX FIFO is empty.
|
|
* @details Read TXEMPTY bit of SPI_STATUS register to get the TX FIFO empty flag.
|
|
* \hideinitializer
|
|
*/
|
|
#define SPI_GET_TX_FIFO_EMPTY_FLAG(spi) (((spi)->STATUS & SPI_STATUS_TXEMPTY_Msk)>>SPI_STATUS_TXEMPTY_Pos)
|
|
|
|
/**
|
|
* @brief Get the TX FIFO full flag.
|
|
* @param[in] spi The pointer of the specified SPI module.
|
|
* @retval 0 TX FIFO is not full.
|
|
* @retval 1 TX FIFO is full.
|
|
* @details Read TXFULL bit of SPI_STATUS register to get the TX FIFO full flag.
|
|
* \hideinitializer
|
|
*/
|
|
#define SPI_GET_TX_FIFO_FULL_FLAG(spi) (((spi)->STATUS & SPI_STATUS_TXFULL_Msk)>>SPI_STATUS_TXFULL_Pos)
|
|
|
|
/**
|
|
* @brief Get the datum read from RX register.
|
|
* @param[in] spi The pointer of the specified SPI module.
|
|
* @return Data in RX register.
|
|
* @details Read SPI_RX register to get the received datum.
|
|
* \hideinitializer
|
|
*/
|
|
#define SPI_READ_RX(spi) ((spi)->RX)
|
|
|
|
/**
|
|
* @brief Write datum to TX register.
|
|
* @param[in] spi The pointer of the specified SPI module.
|
|
* @param[in] u32TxData The datum which user attempt to transfer through SPI bus.
|
|
* @return None.
|
|
* @details Write u32TxData to SPI_TX register.
|
|
* \hideinitializer
|
|
*/
|
|
#define SPI_WRITE_TX(spi, u32TxData) ((spi)->TX = (u32TxData))
|
|
|
|
/**
|
|
* @brief Set SPIx_SS pin to high state.
|
|
* @param[in] spi The pointer of the specified SPI module.
|
|
* @return None.
|
|
* @details Disable automatic slave selection function and set SPIx_SS pin to high state.
|
|
* \hideinitializer
|
|
*/
|
|
#define SPI_SET_SS_HIGH(spi) ((spi)->SSCTL = ((spi)->SSCTL & (~SPI_SSCTL_AUTOSS_Msk)) | (SPI_SSCTL_SSACTPOL_Msk | SPI_SSCTL_SS_Msk))
|
|
|
|
/**
|
|
* @brief Set SPIx_SS pin to low state.
|
|
* @param[in] spi The pointer of the specified SPI module.
|
|
* @return None.
|
|
* @details Disable automatic slave selection function and set SPIx_SS pin to low state.
|
|
* \hideinitializer
|
|
*/
|
|
#define SPI_SET_SS_LOW(spi) ((spi)->SSCTL = ((spi)->SSCTL & (~(SPI_SSCTL_AUTOSS_Msk | SPI_SSCTL_SSACTPOL_Msk))) | SPI_SSCTL_SS_Msk)
|
|
|
|
/**
|
|
* @brief Enable Byte Reorder function.
|
|
* @param[in] spi The pointer of the specified SPI module.
|
|
* @return None.
|
|
* @details Enable Byte Reorder function. The suspend interval depends on the setting of SUSPITV (SPI_CTL[7:4]).
|
|
* \hideinitializer
|
|
*/
|
|
#define SPI_ENABLE_BYTE_REORDER(spi) ((spi)->CTL |= SPI_CTL_REORDER_Msk)
|
|
|
|
/**
|
|
* @brief Disable Byte Reorder function.
|
|
* @param[in] spi The pointer of the specified SPI module.
|
|
* @return None.
|
|
* @details Clear REORDER bit field of SPI_CTL register to disable Byte Reorder function.
|
|
* \hideinitializer
|
|
*/
|
|
#define SPI_DISABLE_BYTE_REORDER(spi) ((spi)->CTL &= ~SPI_CTL_REORDER_Msk)
|
|
|
|
/**
|
|
* @brief Set the length of suspend interval.
|
|
* @param[in] spi The pointer of the specified SPI module.
|
|
* @param[in] u32SuspCycle Decides the length of suspend interval. It could be 0 ~ 15.
|
|
* @return None.
|
|
* @details Set the length of suspend interval according to u32SuspCycle.
|
|
* The length of suspend interval is ((u32SuspCycle + 0.5) * the length of one SPI bus clock cycle).
|
|
* \hideinitializer
|
|
*/
|
|
#define SPI_SET_SUSPEND_CYCLE(spi, u32SuspCycle) ((spi)->CTL = ((spi)->CTL & ~SPI_CTL_SUSPITV_Msk) | ((u32SuspCycle) << SPI_CTL_SUSPITV_Pos))
|
|
|
|
/**
|
|
* @brief Set the SPI transfer sequence with LSB first.
|
|
* @param[in] spi The pointer of the specified SPI module.
|
|
* @return None.
|
|
* @details Set LSB bit of SPI_CTL register to set the SPI transfer sequence with LSB first.
|
|
* \hideinitializer
|
|
*/
|
|
#define SPI_SET_LSB_FIRST(spi) ((spi)->CTL |= SPI_CTL_LSB_Msk)
|
|
|
|
/**
|
|
* @brief Set the SPI transfer sequence with MSB first.
|
|
* @param[in] spi The pointer of the specified SPI module.
|
|
* @return None.
|
|
* @details Clear LSB bit of SPI_CTL register to set the SPI transfer sequence with MSB first.
|
|
* \hideinitializer
|
|
*/
|
|
#define SPI_SET_MSB_FIRST(spi) ((spi)->CTL &= ~SPI_CTL_LSB_Msk)
|
|
|
|
/**
|
|
* @brief Set the data width of a SPI transaction.
|
|
* @param[in] spi The pointer of the specified SPI module.
|
|
* @param[in] u32Width The bit width of one transaction.
|
|
* @return None.
|
|
* @details The data width can be 8 ~ 32 bits.
|
|
* \hideinitializer
|
|
*/
|
|
#define SPI_SET_DATA_WIDTH(spi, u32Width) ((spi)->CTL = ((spi)->CTL & ~SPI_CTL_DWIDTH_Msk) | (((u32Width)&0x1F) << SPI_CTL_DWIDTH_Pos))
|
|
|
|
/**
|
|
* @brief Get the SPI busy state.
|
|
* @param[in] spi The pointer of the specified SPI module.
|
|
* @retval 0 SPI controller is not busy.
|
|
* @retval 1 SPI controller is busy.
|
|
* @details This macro will return the busy state of SPI controller.
|
|
* \hideinitializer
|
|
*/
|
|
#define SPI_IS_BUSY(spi) ( ((spi)->STATUS & SPI_STATUS_BUSY_Msk)>>SPI_STATUS_BUSY_Pos )
|
|
|
|
/**
|
|
* @brief Enable SPI controller.
|
|
* @param[in] spi The pointer of the specified SPI module.
|
|
* @return None.
|
|
* @details Set SPIEN (SPI_CTL[0]) to enable SPI controller.
|
|
* \hideinitializer
|
|
*/
|
|
#define SPI_ENABLE(spi) ((spi)->CTL |= SPI_CTL_SPIEN_Msk)
|
|
|
|
/**
|
|
* @brief Disable SPI controller.
|
|
* @param[in] spi The pointer of the specified SPI module.
|
|
* @return None.
|
|
* @details Clear SPIEN (SPI_CTL[0]) to disable SPI controller.
|
|
* \hideinitializer
|
|
*/
|
|
#define SPI_DISABLE(spi) ((spi)->CTL &= ~SPI_CTL_SPIEN_Msk)
|
|
|
|
/* Declare these inline functions here to avoid MISRA C 2004 rule 8.1 error */
|
|
__STATIC_INLINE void SPII2S_ENABLE_TX_ZCD(SPI_T *i2s, uint32_t u32ChMask);
|
|
__STATIC_INLINE void SPII2S_DISABLE_TX_ZCD(SPI_T *i2s, uint32_t u32ChMask);
|
|
__STATIC_INLINE void SPII2S_SET_MONO_RX_CHANNEL(SPI_T *i2s, uint32_t u32Ch);
|
|
|
|
/**
|
|
* @brief Enable zero cross detection function.
|
|
* @param[in] i2s The pointer of the specified I2S module.
|
|
* @param[in] u32ChMask The mask for left or right channel. Valid values are:
|
|
* - \ref SPII2S_RIGHT
|
|
* - \ref SPII2S_LEFT
|
|
* @return None
|
|
* @details This function will set RZCEN or LZCEN bit of SPI_I2SCTL register to enable zero cross detection function.
|
|
*/
|
|
__STATIC_INLINE void SPII2S_ENABLE_TX_ZCD(SPI_T *i2s, uint32_t u32ChMask)
|
|
{
|
|
if(u32ChMask == SPII2S_RIGHT)
|
|
{
|
|
i2s->I2SCTL |= SPI_I2SCTL_RZCEN_Msk;
|
|
}
|
|
else
|
|
{
|
|
i2s->I2SCTL |= SPI_I2SCTL_LZCEN_Msk;
|
|
}
|
|
}
|
|
|
|
/**
|
|
* @brief Disable zero cross detection function.
|
|
* @param[in] i2s The pointer of the specified I2S module.
|
|
* @param[in] u32ChMask The mask for left or right channel. Valid values are:
|
|
* - \ref SPII2S_RIGHT
|
|
* - \ref SPII2S_LEFT
|
|
* @return None
|
|
* @details This function will clear RZCEN or LZCEN bit of SPI_I2SCTL register to disable zero cross detection function.
|
|
*/
|
|
__STATIC_INLINE void SPII2S_DISABLE_TX_ZCD(SPI_T *i2s, uint32_t u32ChMask)
|
|
{
|
|
if(u32ChMask == SPII2S_RIGHT)
|
|
{
|
|
i2s->I2SCTL &= ~SPI_I2SCTL_RZCEN_Msk;
|
|
}
|
|
else
|
|
{
|
|
i2s->I2SCTL &= ~SPI_I2SCTL_LZCEN_Msk;
|
|
}
|
|
}
|
|
|
|
/**
|
|
* @brief Enable I2S TX DMA function.
|
|
* @param[in] i2s The pointer of the specified I2S module.
|
|
* @return None
|
|
* @details This macro will set TXPDMAEN bit of SPI_PDMACTL register to transmit data with PDMA.
|
|
* \hideinitializer
|
|
*/
|
|
#define SPII2S_ENABLE_TXDMA(i2s) ( (i2s)->PDMACTL |= SPI_PDMACTL_TXPDMAEN_Msk )
|
|
|
|
/**
|
|
* @brief Disable I2S TX DMA function.
|
|
* @param[in] i2s The pointer of the specified I2S module.
|
|
* @return None
|
|
* @details This macro will clear TXPDMAEN bit of SPI_PDMACTL register to disable TX DMA function.
|
|
* \hideinitializer
|
|
*/
|
|
#define SPII2S_DISABLE_TXDMA(i2s) ( (i2s)->PDMACTL &= ~SPI_PDMACTL_TXPDMAEN_Msk )
|
|
|
|
/**
|
|
* @brief Enable I2S RX DMA function.
|
|
* @param[in] i2s The pointer of the specified I2S module.
|
|
* @return None
|
|
* @details This macro will set RXPDMAEN bit of SPI_PDMACTL register to receive data with PDMA.
|
|
* \hideinitializer
|
|
*/
|
|
#define SPII2S_ENABLE_RXDMA(i2s) ( (i2s)->PDMACTL |= SPI_PDMACTL_RXPDMAEN_Msk )
|
|
|
|
/**
|
|
* @brief Disable I2S RX DMA function.
|
|
* @param[in] i2s The pointer of the specified I2S module.
|
|
* @return None
|
|
* @details This macro will clear RXPDMAEN bit of SPI_PDMACTL register to disable RX DMA function.
|
|
* \hideinitializer
|
|
*/
|
|
#define SPII2S_DISABLE_RXDMA(i2s) ( (i2s)->PDMACTL &= ~SPI_PDMACTL_RXPDMAEN_Msk )
|
|
|
|
/**
|
|
* @brief Enable I2S TX function.
|
|
* @param[in] i2s The pointer of the specified I2S module.
|
|
* @return None
|
|
* @details This macro will set TXEN bit of SPI_I2SCTL register to enable I2S TX function.
|
|
* \hideinitializer
|
|
*/
|
|
#define SPII2S_ENABLE_TX(i2s) ( (i2s)->I2SCTL |= SPI_I2SCTL_TXEN_Msk )
|
|
|
|
/**
|
|
* @brief Disable I2S TX function.
|
|
* @param[in] i2s The pointer of the specified I2S module.
|
|
* @return None
|
|
* @details This macro will clear TXEN bit of SPI_I2SCTL register to disable I2S TX function.
|
|
* \hideinitializer
|
|
*/
|
|
#define SPII2S_DISABLE_TX(i2s) ( (i2s)->I2SCTL &= ~SPI_I2SCTL_TXEN_Msk )
|
|
|
|
/**
|
|
* @brief Enable I2S RX function.
|
|
* @param[in] i2s The pointer of the specified I2S module.
|
|
* @return None
|
|
* @details This macro will set RXEN bit of SPI_I2SCTL register to enable I2S RX function.
|
|
* \hideinitializer
|
|
*/
|
|
#define SPII2S_ENABLE_RX(i2s) ( (i2s)->I2SCTL |= SPI_I2SCTL_RXEN_Msk )
|
|
|
|
/**
|
|
* @brief Disable I2S RX function.
|
|
* @param[in] i2s The pointer of the specified I2S module.
|
|
* @return None
|
|
* @details This macro will clear RXEN bit of SPI_I2SCTL register to disable I2S RX function.
|
|
* \hideinitializer
|
|
*/
|
|
#define SPII2S_DISABLE_RX(i2s) ( (i2s)->I2SCTL &= ~SPI_I2SCTL_RXEN_Msk )
|
|
|
|
/**
|
|
* @brief Enable TX Mute function.
|
|
* @param[in] i2s The pointer of the specified I2S module.
|
|
* @return None
|
|
* @details This macro will set MUTE bit of SPI_I2SCTL register to enable I2S TX mute function.
|
|
* \hideinitializer
|
|
*/
|
|
#define SPII2S_ENABLE_TX_MUTE(i2s) ( (i2s)->I2SCTL |= SPI_I2SCTL_MUTE_Msk )
|
|
|
|
/**
|
|
* @brief Disable TX Mute function.
|
|
* @param[in] i2s The pointer of the specified I2S module.
|
|
* @return None
|
|
* @details This macro will clear MUTE bit of SPI_I2SCTL register to disable I2S TX mute function.
|
|
* \hideinitializer
|
|
*/
|
|
#define SPII2S_DISABLE_TX_MUTE(i2s) ( (i2s)->I2SCTL &= ~SPI_I2SCTL_MUTE_Msk )
|
|
|
|
/**
|
|
* @brief Clear TX FIFO.
|
|
* @param[in] i2s The pointer of the specified I2S module.
|
|
* @return None
|
|
* @details This macro will clear TX FIFO. The internal TX FIFO pointer will be reset to FIFO start point.
|
|
* \hideinitializer
|
|
*/
|
|
#define SPII2S_CLR_TX_FIFO(i2s) ( (i2s)->FIFOCTL |= SPI_FIFOCTL_TXFBCLR_Msk )
|
|
|
|
/**
|
|
* @brief Clear RX FIFO.
|
|
* @param[in] i2s The pointer of the specified I2S module.
|
|
* @return None
|
|
* @details This macro will clear RX FIFO. The internal RX FIFO pointer will be reset to FIFO start point.
|
|
* \hideinitializer
|
|
*/
|
|
#define SPII2S_CLR_RX_FIFO(i2s) ( (i2s)->FIFOCTL |= SPI_FIFOCTL_RXFBCLR_Msk )
|
|
|
|
/**
|
|
* @brief This function sets the recording source channel when mono mode is used.
|
|
* @param[in] i2s The pointer of the specified I2S module.
|
|
* @param[in] u32Ch left or right channel. Valid values are:
|
|
* - \ref SPII2S_MONO_LEFT
|
|
* - \ref SPII2S_MONO_RIGHT
|
|
* @return None
|
|
* @details This function selects the recording source channel of monaural mode.
|
|
* \hideinitializer
|
|
*/
|
|
__STATIC_INLINE void SPII2S_SET_MONO_RX_CHANNEL(SPI_T *i2s, uint32_t u32Ch)
|
|
{
|
|
u32Ch == SPII2S_MONO_LEFT ?
|
|
(i2s->I2SCTL |= SPI_I2SCTL_RXLCH_Msk) :
|
|
(i2s->I2SCTL &= ~SPI_I2SCTL_RXLCH_Msk);
|
|
}
|
|
|
|
/**
|
|
* @brief Write data to I2S TX FIFO.
|
|
* @param[in] i2s The pointer of the specified I2S module.
|
|
* @param[in] u32Data The value written to TX FIFO.
|
|
* @return None
|
|
* @details This macro will write a value to TX FIFO.
|
|
* \hideinitializer
|
|
*/
|
|
#define SPII2S_WRITE_TX_FIFO(i2s, u32Data) ( (i2s)->TX = (u32Data) )
|
|
|
|
/**
|
|
* @brief Read RX FIFO.
|
|
* @param[in] i2s The pointer of the specified I2S module.
|
|
* @return The value read from RX FIFO.
|
|
* @details This function will return a value read from RX FIFO.
|
|
* \hideinitializer
|
|
*/
|
|
#define SPII2S_READ_RX_FIFO(i2s) ( (i2s)->RX )
|
|
|
|
/**
|
|
* @brief Get the interrupt flag.
|
|
* @param[in] i2s The pointer of the specified I2S module.
|
|
* @param[in] u32Mask The mask value for all interrupt flags.
|
|
* @return The interrupt flags specified by the u32mask parameter.
|
|
* @details This macro will return the combination interrupt flags of SPI_I2SSTS register. The flags are specified by the u32mask parameter.
|
|
* \hideinitializer
|
|
*/
|
|
#define SPII2S_GET_INT_FLAG(i2s, u32Mask) ( (i2s)->I2SSTS & (u32Mask) )
|
|
|
|
/**
|
|
* @brief Clear the interrupt flag.
|
|
* @param[in] i2s The pointer of the specified I2S module.
|
|
* @param[in] u32Mask The mask value for all interrupt flags.
|
|
* @return None
|
|
* @details This macro will clear the interrupt flags specified by the u32mask parameter.
|
|
* @note Except TX and RX FIFO threshold interrupt flags, the other interrupt flags can be cleared by writing 1 to itself.
|
|
* \hideinitializer
|
|
*/
|
|
#define SPII2S_CLR_INT_FLAG(i2s, u32Mask) ( (i2s)->I2SSTS = (u32Mask) )
|
|
|
|
/**
|
|
* @brief Get transmit FIFO level
|
|
* @param[in] i2s The pointer of the specified I2S module.
|
|
* @return TX FIFO level
|
|
* @details This macro will return the number of available words in TX FIFO.
|
|
* \hideinitializer
|
|
*/
|
|
#define SPII2S_GET_TX_FIFO_LEVEL(i2s) ( ((i2s)->I2SSTS & SPI_I2SSTS_TXCNT_Msk) >> SPI_I2SSTS_TXCNT_Pos )
|
|
|
|
/**
|
|
* @brief Get receive FIFO level
|
|
* @param[in] i2s The pointer of the specified I2S module.
|
|
* @return RX FIFO level
|
|
* @details This macro will return the number of available words in RX FIFO.
|
|
* \hideinitializer
|
|
*/
|
|
#define SPII2S_GET_RX_FIFO_LEVEL(i2s) ( ((i2s)->I2SSTS & SPI_I2SSTS_RXCNT_Msk) >> SPI_I2SSTS_RXCNT_Pos )
|
|
|
|
|
|
|
|
/* Function prototype declaration */
|
|
uint32_t SPI_Open(SPI_T *spi, uint32_t u32MasterSlave, uint32_t u32SPIMode, uint32_t u32DataWidth, uint32_t u32BusClock);
|
|
void SPI_Close(SPI_T *spi);
|
|
void SPI_ClearRxFIFO(SPI_T *spi);
|
|
void SPI_ClearTxFIFO(SPI_T *spi);
|
|
void SPI_DisableAutoSS(SPI_T *spi);
|
|
void SPI_EnableAutoSS(SPI_T *spi, uint32_t u32SSPinMask, uint32_t u32ActiveLevel);
|
|
uint32_t SPI_SetBusClock(SPI_T *spi, uint32_t u32BusClock);
|
|
void SPI_SetFIFO(SPI_T *spi, uint32_t u32TxThreshold, uint32_t u32RxThreshold);
|
|
uint32_t SPI_GetBusClock(SPI_T *spi);
|
|
void SPI_EnableInt(SPI_T *spi, uint32_t u32Mask);
|
|
void SPI_DisableInt(SPI_T *spi, uint32_t u32Mask);
|
|
uint32_t SPI_GetIntFlag(SPI_T *spi, uint32_t u32Mask);
|
|
void SPI_ClearIntFlag(SPI_T *spi, uint32_t u32Mask);
|
|
uint32_t SPI_GetStatus(SPI_T *spi, uint32_t u32Mask);
|
|
|
|
uint32_t SPII2S_Open(SPI_T *i2s, uint32_t u32MasterSlave, uint32_t u32SampleRate, uint32_t u32WordWidth, uint32_t u32Channels, uint32_t u32DataFormat);
|
|
void SPII2S_Close(SPI_T *i2s);
|
|
void SPII2S_EnableInt(SPI_T *i2s, uint32_t u32Mask);
|
|
void SPII2S_DisableInt(SPI_T *i2s, uint32_t u32Mask);
|
|
uint32_t SPII2S_EnableMCLK(SPI_T *i2s, uint32_t u32BusClock);
|
|
void SPII2S_DisableMCLK(SPI_T *i2s);
|
|
void SPII2S_SetFIFO(SPI_T *i2s, uint32_t u32TxThreshold, uint32_t u32RxThreshold);
|
|
|
|
|
|
/*@}*/ /* end of group SPI_EXPORTED_FUNCTIONS */
|
|
|
|
/*@}*/ /* end of group SPI_Driver */
|
|
|
|
/*@}*/ /* end of group Standard_Driver */
|
|
|
|
#ifdef __cplusplus
|
|
}
|
|
#endif
|
|
|
|
#endif
|
|
|
|
/*** (C) COPYRIGHT 2016 Nuvoton Technology Corp. ***/
|