86 lines
4.8 KiB
C
86 lines
4.8 KiB
C
/*
|
||
* Copyright (c) 2018, Synopsys, Inc.
|
||
*
|
||
* SPDX-License-Identifier: Apache-2.0
|
||
*/
|
||
#ifndef _EMSK_HARDWARE_H_
|
||
#define _EMSK_HARDWARE_H_
|
||
|
||
#include "inc/arc/arc_feature_config.h"
|
||
|
||
/** CPU Clock Frequency definition */
|
||
#if defined(BOARD_CPU_FREQ)
|
||
/*!< Get cpu clock frequency definition from build system */
|
||
#define CLK_CPU (BOARD_CPU_FREQ)
|
||
#elif defined(ARC_FEATURE_CPU_CLOCK_FREQ)
|
||
/*!< Get cpu clock frequency definition from tcf file */
|
||
#define CLK_CPU (ARC_FEATURE_CPU_CLOCK_FREQ)
|
||
#else
|
||
/*!< Default cpu clock frequency */
|
||
#define CLK_CPU (20000000)
|
||
#endif
|
||
|
||
/** Peripheral Bus Reference Clock definition */
|
||
#ifdef BOARD_DEV_FREQ
|
||
/*!< Get peripheral bus reference clock defintion from build system */
|
||
#define CLK_BUS_APB (BOARD_DEV_FREQ)
|
||
#else
|
||
/*!< Default peripheral bus reference clock defintion */
|
||
#define CLK_BUS_APB (50000000U)
|
||
#endif
|
||
|
||
#ifdef ARC_FEATURE_DMP_PERIPHERAL
|
||
#define PERIPHERAL_BASE ARC_FEATURE_DMP_PERIPHERAL
|
||
#else
|
||
#define PERIPHERAL_BASE _arc_aux_read(AUX_DMP_PERIPHERAL)
|
||
#endif
|
||
|
||
/* Device Register Base Address */
|
||
#define REL_REGBASE_PINMUX (0x00000000U) /*!< PINMUX */
|
||
#define REL_REGBASE_SPI_MST_CS_CTRL (0x00000014U) /*!< SPI Master Select Ctrl */
|
||
#define REL_REGBASE_GPIO0 (0x00002000U) /*!< GPIO 0 Onboard */
|
||
#define REL_REGBASE_TIMERS (0x00003000U) /*!< DW TIMER */
|
||
#define REL_REGBASE_I2C0 (0x00004000U) /*!< I2C 0 */
|
||
#define REL_REGBASE_I2C1 (0x00005000U) /*!< I2C 1 */
|
||
#define REL_REGBASE_SPI0 (0x00006000U) /*!< SPI Master */
|
||
#define REL_REGBASE_SPI1 (0x00007000U) /*!< SPI Slave */
|
||
#define REL_REGBASE_UART0 (0x00008000U) /*!< UART0 is connected to PMOD */
|
||
#define REL_REGBASE_UART1 (0x00009000U) /*!< UART1 is USB-UART<52><54> use UART1 as default */
|
||
#define REL_REGBASE_UART2 (0x0000A000U) /*!< UART2 */
|
||
#define REL_REGBASE_WDT (0x0000B000U) /*!< WDT */
|
||
// #define REL_REGBASE_I2S_MASTER_IN (0x0000C000U) /*!< I2S Master In */
|
||
// #define REL_REGBASE_I2S_MASTER_OUT (0x0000D000U) /*!< I2S Master Out */
|
||
// #define REL_REGBASE_GMAC (0x0000E000U) /*!< GMAC */
|
||
|
||
/* Interrupt Connection */
|
||
#define INTNO_TIMER0 16 /*!< ARC Timer0 */
|
||
#define INTNO_TIMER1 17 /*!< ARC Timer1 */
|
||
#define INTNO_SECURE_TIMER0 20 /*!< Core Secure Timer 0 */
|
||
#define INTNO_DMA_START 22 /*!< Core DMA Controller */
|
||
#define INTNO_DMA_COMPLETE 22 /*!< Core DMA Controller Complete */
|
||
#define INTNO_DMA_ERROR 23 /*!< Core DMA Controller Error */
|
||
#define INTNO_GPIO 24 /*!< GPIO controller */
|
||
#define INTNO_I2C0 25 /*!< I2C_0 controller */
|
||
#define INTNO_I2C1 26 /*!< I2C_1 controller */
|
||
#define INTNO_SPI_MASTER 27 /*!< SPI Master controller */
|
||
#define INTNO_SPI_SLAVE 28 /*!< SPI Slave controller */
|
||
#define INTNO_UART0 29 /*!< UART0 */
|
||
#define INTNO_UART1 30 /*!< UART1 */
|
||
#define INTNO_UART2 31 /*!< UART2 */
|
||
#define INTNO_DW_WDT 32 /*!< WDT */
|
||
#define INTNO_DW_TMR0 33 /*!< DW Timer 0 */
|
||
#define INTNO_DW_TMR1 34 /*!< DW Timer 1 */
|
||
// #define INTNO_I2S_Master_In 33 /*!< I2S Master In */
|
||
// #define INTNO_I2S_Master_Out 34 /*!< I2S Master Out */
|
||
// #define INTNO_GMAC 35 /*!< GMAC */
|
||
|
||
/* SPI Mater Signals Usage */
|
||
#define EMSK_SPI_LINE_0 0 /*!< CS0 -- Pmod 6 pin1 */
|
||
#define EMSK_SPI_LINE_1 1 /*!< CS1 -- Pmod 5 pin1 or Pmod 6 pin 7 */
|
||
#define EMSK_SPI_LINE_2 2 /*!< CS2 -- Pmod 6 pin8 */
|
||
#define EMSK_SPI_LINE_SDCARD 3 /*!< CS3 -- On-board SD card */
|
||
#define EMSK_SPI_LINE_SPISLAVE 4 /*!< CS4 -- Internal SPI slave */
|
||
#define EMSK_SPI_LINE_SFLASH 5 /*!< CS5 -- On-board SPI Flash memory */
|
||
|
||
#endif /* _EMSK_HARDWARE_H_ */
|