165 lines
6.6 KiB
C
165 lines
6.6 KiB
C
/*
|
|
* File : mmu.h
|
|
* This file is part of RT-Thread RTOS
|
|
* COPYRIGHT (C) 2006, RT-Thread Development Team
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License as published by
|
|
* the Free Software Foundation; either version 2 of the License, or
|
|
* (at your option) any later version.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License along
|
|
* with this program; if not, write to the Free Software Foundation, Inc.,
|
|
* 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA.
|
|
*
|
|
* Change Logs:
|
|
* Date Author Notes
|
|
*/
|
|
|
|
#ifndef __MMU_H__
|
|
#define __MMU_H__
|
|
|
|
#include <rtthread.h>
|
|
|
|
#define CACHE_LINE_SIZE 32
|
|
|
|
/*
|
|
* Hardware page table definitions.
|
|
*
|
|
* + Level 1 descriptor (PGD)
|
|
* - common
|
|
*/
|
|
#define PGD_TYPE_MASK (3 << 0)
|
|
#define PGD_TYPE_FAULT (0 << 0)
|
|
#define PGD_TYPE_TABLE (1 << 0)
|
|
#define PGD_TYPE_SECT (2 << 0)
|
|
#define PGD_BIT4 (1 << 4)
|
|
#define PGD_DOMAIN(x) ((x) << 5)
|
|
#define PGD_PROTECTION (1 << 9) /* ARMv5 */
|
|
/*
|
|
* - section
|
|
*/
|
|
#define PGD_SECT_BUFFERABLE (1 << 2)
|
|
#define PGD_SECT_CACHEABLE (1 << 3)
|
|
#define PGD_SECT_XN (1 << 4) /* ARMv6 */
|
|
#define PGD_SECT_AP0 (1 << 10)
|
|
#define PGD_SECT_AP1 (1 << 11)
|
|
#define PGD_SECT_TEX(x) ((x) << 12) /* ARMv5 */
|
|
#define PGD_SECT_APX (1 << 15) /* ARMv6 */
|
|
#define PGD_SECT_S (1 << 16) /* ARMv6 */
|
|
#define PGD_SECT_nG (1 << 17) /* ARMv6 */
|
|
#define PGD_SECT_SUPER (1 << 18) /* ARMv6 */
|
|
|
|
#define PGD_SECT_UNCACHED (0)
|
|
#define PGD_SECT_BUFFERED (PGD_SECT_BUFFERABLE)
|
|
#define PGD_SECT_WT (PGD_SECT_CACHEABLE)
|
|
#define PGD_SECT_WB (PGD_SECT_CACHEABLE | PGD_SECT_BUFFERABLE)
|
|
#define PGD_SECT_MINICACHE (PGD_SECT_TEX(1) | PGD_SECT_CACHEABLE)
|
|
#define PGD_SECT_WBWA (PGD_SECT_TEX(1) | PGD_SECT_CACHEABLE | PGD_SECT_BUFFERABLE)
|
|
#define PGD_SECT_NONSHARED_DEV (PGD_SECT_TEX(2))
|
|
|
|
|
|
/*
|
|
* + Level 2 descriptor (PTE)
|
|
* - common
|
|
*/
|
|
#define PTE_TYPE_MASK (3 << 0)
|
|
#define PTE_TYPE_FAULT (0 << 0)
|
|
#define PTE_TYPE_LARGE (1 << 0)
|
|
#define PTE_TYPE_SMALL (2 << 0)
|
|
#define PTE_TYPE_EXT (3 << 0) /* ARMv5 */
|
|
#define PTE_BUFFERABLE (1 << 2)
|
|
#define PTE_CACHEABLE (1 << 3)
|
|
|
|
/*
|
|
* - extended small page/tiny page
|
|
*/
|
|
#define PTE_EXT_XN (1 << 0) /* ARMv6 */
|
|
#define PTE_EXT_AP_MASK (3 << 4)
|
|
#define PTE_EXT_AP0 (1 << 4)
|
|
#define PTE_EXT_AP1 (2 << 4)
|
|
#define PTE_EXT_AP_UNO_SRO (0 << 4)
|
|
#define PTE_EXT_AP_UNO_SRW (PTE_EXT_AP0)
|
|
#define PTE_EXT_AP_URO_SRW (PTE_EXT_AP1)
|
|
#define PTE_EXT_AP_URW_SRW (PTE_EXT_AP1|PTE_EXT_AP0)
|
|
#define PTE_EXT_TEX(x) ((x) << 6) /* ARMv5 */
|
|
#define PTE_EXT_APX (1 << 9) /* ARMv6 */
|
|
#define PTE_EXT_SHARED (1 << 10) /* ARMv6 */
|
|
#define PTE_EXT_NG (1 << 11) /* ARMv6 */
|
|
|
|
/*
|
|
* - small page
|
|
*/
|
|
#define PTE_SMALL_AP_MASK (0xff << 4)
|
|
#define PTE_SMALL_AP_UNO_SRO (0x00 << 4)
|
|
#define PTE_SMALL_AP_UNO_SRW (0x55 << 4)
|
|
#define PTE_SMALL_AP_URO_SRW (0xaa << 4)
|
|
#define PTE_SMALL_AP_URW_SRW (0xff << 4)
|
|
|
|
/*
|
|
* sector table properities
|
|
*/
|
|
#define SECT_CB (PGD_SECT_CACHEABLE|PGD_SECT_BUFFERABLE) //cache_on, write_back
|
|
#define SECT_CNB (PGD_SECT_CACHEABLE) //cache_on, write_through
|
|
#define SECT_NCB (PGD_SECT_BUFFERABLE) //cache_off,WR_BUF on
|
|
#define SECT_NCNB (0 << 2) //cache_off,WR_BUF off
|
|
|
|
#define SECT_AP_RW (PGD_SECT_AP0|PGD_SECT_AP1) //supervisor=RW, user=RW
|
|
#define SECT_AP_RO ((0 << 10)|(0 << 11)) //supervisor=RO, user=NO Access(SR=10)
|
|
|
|
#define SECT_RW_CB (SECT_AP_RW|PGD_DOMAIN(0)|PGD_SECT_WB|PGD_TYPE_SECT|PGD_BIT4) /* Read/Write, cache, write back */
|
|
#define SECT_RW_CNB (SECT_AP_RW|PGD_DOMAIN(0)|PGD_SECT_WT|PGD_TYPE_SECT|PGD_BIT4) /* Read/Write, cache, write through */
|
|
#define SECT_RW_NCNB (SECT_AP_RW|PGD_DOMAIN(0)|PGD_TYPE_SECT|PGD_BIT4) /* Read/Write without cache and write buffer */
|
|
#define SECT_RW_FAULT (SECT_AP_RW|PGD_DOMAIN(1)|PGD_TYPE_SECT|PGD_BIT4) /* Read/Write without cache and write buffer */
|
|
|
|
#define SECT_RO_CB (SECT_AP_RO|PGD_DOMAIN(0)|PGD_SECT_WB|PGD_TYPE_SECT|PGD_BIT4) /* Read Only, cache, write back */
|
|
#define SECT_RO_CNB (SECT_AP_RO|PGD_DOMAIN(0)|PGD_SECT_WT|PGD_TYPE_SECT|PGD_BIT4) /* Read Only, cache, write through */
|
|
#define SECT_RO_NCNB (SECT_AP_RO|PGD_DOMAIN(0)|PGD_TYPE_SECT|PGD_BIT4) /* Read Only without cache and write buffer */
|
|
#define SECT_RO_FAULT (SECT_AP_RO|PGD_DOMAIN(1)|PGD_TYPE_SECT|PGD_BIT4) /* Read Only without cache and write buffer */
|
|
|
|
#define SECT_TO_PAGE (PGD_DOMAIN(0)|PGD_TYPE_TABLE|PGD_BIT4) /* Level 2 descriptor (PTE) entry properity */
|
|
|
|
/*
|
|
* page table properities
|
|
*/
|
|
#define PAGE_CB (PTE_BUFFERABLE|PTE_CACHEABLE) //cache_on, write_back
|
|
#define PAGE_CNB (PTE_CACHEABLE) //cache_on, write_through
|
|
#define PAGE_NCB (PTE_BUFFERABLE) //cache_off,WR_BUF on
|
|
#define PAGE_NCNB (0 << 2) //cache_off,WR_BUF off
|
|
|
|
#define PAGE_AP_RW PTE_SMALL_AP_URW_SRW //supervisor=RW, user=RW
|
|
#define PAGE_AP_RO PTE_SMALL_AP_UNO_SRO //supervisor=RO, user=NO Access(SR=10)
|
|
|
|
#define PAGE_RW_CB (PAGE_AP_RW|PAGE_CB|PTE_TYPE_SMALL) /* Read/Write, cache, write back */
|
|
#define PAGE_RW_CNB (PAGE_AP_RW|PAGE_CNB|PTE_TYPE_SMALL) /* Read/Write, cache, write through */
|
|
#define PAGE_RW_NCNB (PAGE_AP_RW|PTE_TYPE_SMALL) /* Read/Write without cache and write buffer */
|
|
#define PAGE_RW_FAULT (PAGE_AP_RW|PTE_TYPE_SMALL) /* Read/Write without cache and write buffer */
|
|
|
|
|
|
#define PAGE_RO_CB (PAGE_AP_RO|PAGE_CB|PTE_TYPE_SMALL) /* Read Only, cache, write back */
|
|
#define PAGE_RO_CNB (PAGE_AP_RO|PAGE_CNB|PTE_TYPE_SMALL) /* Read Only, cache, write through */
|
|
#define PAGE_RO_NCNB (PAGE_AP_RO|PTE_TYPE_SMALL) /* Read Only without cache and write buffer */
|
|
#define PAGE_RO_FAULT (PAGE_AP_RO|PTE_TYPE_SMALL) /* Read Only without cache and write buffer */
|
|
|
|
struct mem_desc {
|
|
rt_uint32_t vaddr_start;
|
|
rt_uint32_t vaddr_end;
|
|
rt_uint32_t paddr_start;
|
|
rt_uint32_t sect_attr; /* when page mapped */
|
|
rt_uint32_t page_attr; /* only sector mapped valid */
|
|
rt_uint32_t mapped_mode;
|
|
#define SECT_MAPPED 0
|
|
#define PAGE_MAPPED 1
|
|
};
|
|
|
|
|
|
void rt_hw_mmu_init(struct mem_desc *mdesc, rt_uint32_t size);
|
|
|
|
#endif
|
|
|