402 lines
34 KiB
XML
402 lines
34 KiB
XML
<?xml version="1.0" encoding= "UTF-8" ?>
|
|
<configuration name="MIMXRT1062xxxxA" xsi:schemaLocation="http://mcuxpresso.nxp.com/XSD/mex_configuration_12 http://mcuxpresso.nxp.com/XSD/mex_configuration_12.xsd" uuid="22c3ac06-9f09-4f14-9c74-93bdfd15fb8a" version="12" xmlns="http://mcuxpresso.nxp.com/XSD/mex_configuration_12" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
|
|
<common>
|
|
<processor>MIMXRT1062xxxxA</processor>
|
|
<package>MIMXRT1062DVL6A</package>
|
|
<board>MIMXRT1060-EVK</board>
|
|
<mcu_data>ksdk2_0</mcu_data>
|
|
<cores selected="core0">
|
|
<core name="Cortex-M7F" id="core0" description="M7 core"/>
|
|
</cores>
|
|
<description></description>
|
|
</common>
|
|
<preferences>
|
|
<validate_boot_init_only>true</validate_boot_init_only>
|
|
<generate_extended_information>false</generate_extended_information>
|
|
<generate_code_modified_registers_only>false</generate_code_modified_registers_only>
|
|
<update_include_paths>true</update_include_paths>
|
|
<generate_registers_defines>false</generate_registers_defines>
|
|
</preferences>
|
|
<tools>
|
|
<pins name="Pins" version="12.0" enabled="true" update_project_code="true">
|
|
<pins_profile>
|
|
<processor_version>12.0.1</processor_version>
|
|
<pin_labels>
|
|
<pin_label pin_num="F13" pin_signal="GPIO_AD_B0_08" label="GPIO1_08" identifier="gpio1_08"/>
|
|
</pin_labels>
|
|
<power_domains/>
|
|
</pins_profile>
|
|
<functions_list>
|
|
<function name="BOARD_InitPins">
|
|
<description>Configures pin routing and optionally pin electrical features.</description>
|
|
<options>
|
|
<callFromInitBoot>true</callFromInitBoot>
|
|
<coreID>core0</coreID>
|
|
<enableClock>true</enableClock>
|
|
</options>
|
|
<dependencies>
|
|
<dependency resourceType="Peripheral" resourceId="LPUART1" description="Peripheral LPUART1 is not initialized" problem_level="1" source="Pins:BOARD_InitPins">
|
|
<feature name="initialized" evaluation="equal">
|
|
<data>true</data>
|
|
</feature>
|
|
</dependency>
|
|
<dependency resourceType="SWComponent" resourceId="platform.drivers.common" description="Pins initialization requires the COMMON Driver in the project." problem_level="2" source="Pins:BOARD_InitPins">
|
|
<feature name="enabled" evaluation="equal" configuration="core0">
|
|
<data>true</data>
|
|
</feature>
|
|
</dependency>
|
|
<dependency resourceType="SWComponent" resourceId="platform.drivers.iomuxc" description="Pins initialization requires the IOMUXC Driver in the project." problem_level="2" source="Pins:BOARD_InitPins">
|
|
<feature name="enabled" evaluation="equal" configuration="core0">
|
|
<data>true</data>
|
|
</feature>
|
|
</dependency>
|
|
<dependency resourceType="SWComponent" resourceId="platform.drivers.igpio" description="Pins initialization requires the IGPIO Driver in the project." problem_level="2" source="Pins:BOARD_InitPins">
|
|
<feature name="enabled" evaluation="equal" configuration="core0">
|
|
<data>true</data>
|
|
</feature>
|
|
</dependency>
|
|
</dependencies>
|
|
<pins>
|
|
<pin peripheral="LPUART1" signal="RX" pin_num="L14" pin_signal="GPIO_AD_B0_13">
|
|
<pin_features>
|
|
<pin_feature name="software_input_on" value="Disable"/>
|
|
<pin_feature name="hysteresis_enable" value="Disable"/>
|
|
<pin_feature name="pull_up_down_config" value="Pull_Down_100K_Ohm"/>
|
|
<pin_feature name="pull_keeper_select" value="Keeper"/>
|
|
<pin_feature name="pull_keeper_enable" value="Enable"/>
|
|
<pin_feature name="open_drain" value="Disable"/>
|
|
<pin_feature name="speed" value="MHZ_100"/>
|
|
<pin_feature name="drive_strength" value="R0_6"/>
|
|
<pin_feature name="slew_rate" value="Slow"/>
|
|
</pin_features>
|
|
</pin>
|
|
<pin peripheral="LPUART1" signal="TX" pin_num="K14" pin_signal="GPIO_AD_B0_12">
|
|
<pin_features>
|
|
<pin_feature name="software_input_on" value="Disable"/>
|
|
<pin_feature name="hysteresis_enable" value="Disable"/>
|
|
<pin_feature name="pull_up_down_config" value="Pull_Down_100K_Ohm"/>
|
|
<pin_feature name="pull_keeper_select" value="Keeper"/>
|
|
<pin_feature name="pull_keeper_enable" value="Enable"/>
|
|
<pin_feature name="open_drain" value="Disable"/>
|
|
<pin_feature name="speed" value="MHZ_100"/>
|
|
<pin_feature name="drive_strength" value="R0_6"/>
|
|
<pin_feature name="slew_rate" value="Slow"/>
|
|
</pin_features>
|
|
</pin>
|
|
<pin peripheral="GPIO1" signal="gpio_io, 08" pin_num="F13" pin_signal="GPIO_AD_B0_08">
|
|
<pin_features>
|
|
<pin_feature name="direction" value="OUTPUT"/>
|
|
</pin_features>
|
|
</pin>
|
|
<pin peripheral="GPIO1" signal="gpio_io, 09" pin_num="F14" pin_signal="GPIO_AD_B0_09"/>
|
|
<pin peripheral="GPIO1" signal="gpio_io, 10" pin_num="G13" pin_signal="GPIO_AD_B0_10"/>
|
|
</pins>
|
|
</function>
|
|
</functions_list>
|
|
</pins>
|
|
<clocks name="Clocks" version="10.0" enabled="true" update_project_code="true">
|
|
<clocks_profile>
|
|
<processor_version>12.0.1</processor_version>
|
|
</clocks_profile>
|
|
<clock_configurations>
|
|
<clock_configuration name="BOARD_BootClockRUN" id_prefix="" prefix_user_defined="false">
|
|
<description></description>
|
|
<options/>
|
|
<dependencies>
|
|
<dependency resourceType="PinSignal" resourceId="XTALOSC24M.rtc_xtali" description="'RTC_XTALI' (Pins tool id: XTALOSC24M.rtc_xtali, Clocks tool id: XTALOSC24M.RTC_XTALI) needs to be routed" problem_level="1" source="Clocks:BOARD_BootClockRUN">
|
|
<feature name="routed" evaluation="">
|
|
<data>true</data>
|
|
</feature>
|
|
</dependency>
|
|
<dependency resourceType="PinSignal" resourceId="XTALOSC24M.rtc_xtali" description="'RTC_XTALI' (Pins tool id: XTALOSC24M.rtc_xtali, Clocks tool id: XTALOSC24M.RTC_XTALI) needs to have 'INPUT' direction" problem_level="1" source="Clocks:BOARD_BootClockRUN">
|
|
<feature name="direction" evaluation="">
|
|
<data>INPUT</data>
|
|
</feature>
|
|
</dependency>
|
|
<dependency resourceType="PinSignal" resourceId="XTALOSC24M.rtc_xtalo" description="'RTC_XTALO' (Pins tool id: XTALOSC24M.rtc_xtalo, Clocks tool id: XTALOSC24M.RTC_XTALO) needs to be routed" problem_level="1" source="Clocks:BOARD_BootClockRUN">
|
|
<feature name="routed" evaluation="">
|
|
<data>true</data>
|
|
</feature>
|
|
</dependency>
|
|
<dependency resourceType="PinSignal" resourceId="XTALOSC24M.rtc_xtalo" description="'RTC_XTALO' (Pins tool id: XTALOSC24M.rtc_xtalo, Clocks tool id: XTALOSC24M.RTC_XTALO) needs to have 'OUTPUT' direction" problem_level="1" source="Clocks:BOARD_BootClockRUN">
|
|
<feature name="direction" evaluation="">
|
|
<data>OUTPUT</data>
|
|
</feature>
|
|
</dependency>
|
|
<dependency resourceType="PinSignal" resourceId="XTALOSC24M.xtali" description="'XTALI' (Pins tool id: XTALOSC24M.xtali, Clocks tool id: XTALOSC24M.XTALI) needs to be routed" problem_level="1" source="Clocks:BOARD_BootClockRUN">
|
|
<feature name="routed" evaluation="">
|
|
<data>true</data>
|
|
</feature>
|
|
</dependency>
|
|
<dependency resourceType="PinSignal" resourceId="XTALOSC24M.xtali" description="'XTALI' (Pins tool id: XTALOSC24M.xtali, Clocks tool id: XTALOSC24M.XTALI) needs to have 'INPUT' direction" problem_level="1" source="Clocks:BOARD_BootClockRUN">
|
|
<feature name="direction" evaluation="">
|
|
<data>INPUT</data>
|
|
</feature>
|
|
</dependency>
|
|
<dependency resourceType="PinSignal" resourceId="XTALOSC24M.xtalo" description="'XTALO' (Pins tool id: XTALOSC24M.xtalo, Clocks tool id: XTALOSC24M.XTALO) needs to be routed" problem_level="1" source="Clocks:BOARD_BootClockRUN">
|
|
<feature name="routed" evaluation="">
|
|
<data>true</data>
|
|
</feature>
|
|
</dependency>
|
|
<dependency resourceType="PinSignal" resourceId="XTALOSC24M.xtalo" description="'XTALO' (Pins tool id: XTALOSC24M.xtalo, Clocks tool id: XTALOSC24M.XTALO) needs to have 'OUTPUT' direction" problem_level="1" source="Clocks:BOARD_BootClockRUN">
|
|
<feature name="direction" evaluation="">
|
|
<data>OUTPUT</data>
|
|
</feature>
|
|
</dependency>
|
|
<dependency resourceType="SWComponent" resourceId="platform.drivers.common" description="Clocks initialization requires the COMMON Driver in the project." problem_level="2" source="Clocks:BOARD_BootClockRUN">
|
|
<feature name="enabled" evaluation="equal" configuration="core0">
|
|
<data>true</data>
|
|
</feature>
|
|
</dependency>
|
|
<dependency resourceType="SWComponent" resourceId="platform.drivers.iomuxc" description="Clocks initialization requires the IOMUXC Driver in the project." problem_level="2" source="Clocks:BOARD_BootClockRUN">
|
|
<feature name="enabled" evaluation="equal" configuration="core0">
|
|
<data>true</data>
|
|
</feature>
|
|
</dependency>
|
|
</dependencies>
|
|
<clock_sources>
|
|
<clock_source id="XTALOSC24M.RTC_OSC.outFreq" value="32.768 kHz" locked="false" enabled="true"/>
|
|
</clock_sources>
|
|
<clock_outputs>
|
|
<clock_output id="AHB_CLK_ROOT.outFreq" value="600 MHz" locked="false" accuracy=""/>
|
|
<clock_output id="CAN_CLK_ROOT.outFreq" value="40 MHz" locked="false" accuracy=""/>
|
|
<clock_output id="CKIL_SYNC_CLK_ROOT.outFreq" value="32.768 kHz" locked="false" accuracy=""/>
|
|
<clock_output id="CLK_1M.outFreq" value="1 MHz" locked="false" accuracy=""/>
|
|
<clock_output id="CLK_24M.outFreq" value="24 MHz" locked="false" accuracy=""/>
|
|
<clock_output id="CSI_CLK_ROOT.outFreq" value="12 MHz" locked="false" accuracy=""/>
|
|
<clock_output id="ENET2_125M_CLK.outFreq" value="1.2 MHz" locked="false" accuracy=""/>
|
|
<clock_output id="ENET_125M_CLK.outFreq" value="2.4 MHz" locked="false" accuracy=""/>
|
|
<clock_output id="ENET_25M_REF_CLK.outFreq" value="1.2 MHz" locked="false" accuracy=""/>
|
|
<clock_output id="FLEXIO1_CLK_ROOT.outFreq" value="30 MHz" locked="false" accuracy=""/>
|
|
<clock_output id="FLEXIO2_CLK_ROOT.outFreq" value="30 MHz" locked="false" accuracy=""/>
|
|
<clock_output id="FLEXSPI2_CLK_ROOT.outFreq" value="1440/11 MHz" locked="false" accuracy=""/>
|
|
<clock_output id="FLEXSPI_CLK_ROOT.outFreq" value="1440/11 MHz" locked="false" accuracy=""/>
|
|
<clock_output id="GPT1_ipg_clk_highfreq.outFreq" value="75 MHz" locked="false" accuracy=""/>
|
|
<clock_output id="GPT2_ipg_clk_highfreq.outFreq" value="75 MHz" locked="false" accuracy=""/>
|
|
<clock_output id="IPG_CLK_ROOT.outFreq" value="150 MHz" locked="false" accuracy=""/>
|
|
<clock_output id="LCDIF_CLK_ROOT.outFreq" value="67.5 MHz" locked="false" accuracy=""/>
|
|
<clock_output id="LPI2C_CLK_ROOT.outFreq" value="60 MHz" locked="false" accuracy=""/>
|
|
<clock_output id="LPSPI_CLK_ROOT.outFreq" value="105.6 MHz" locked="false" accuracy=""/>
|
|
<clock_output id="LVDS1_CLK.outFreq" value="1.2 GHz" locked="false" accuracy=""/>
|
|
<clock_output id="MQS_MCLK.outFreq" value="1080/17 MHz" locked="false" accuracy=""/>
|
|
<clock_output id="PERCLK_CLK_ROOT.outFreq" value="75 MHz" locked="false" accuracy=""/>
|
|
<clock_output id="PLL7_MAIN_CLK.outFreq" value="24 MHz" locked="false" accuracy=""/>
|
|
<clock_output id="SAI1_CLK_ROOT.outFreq" value="1080/17 MHz" locked="false" accuracy=""/>
|
|
<clock_output id="SAI1_MCLK1.outFreq" value="1080/17 MHz" locked="false" accuracy=""/>
|
|
<clock_output id="SAI1_MCLK2.outFreq" value="1080/17 MHz" locked="false" accuracy=""/>
|
|
<clock_output id="SAI1_MCLK3.outFreq" value="30 MHz" locked="false" accuracy=""/>
|
|
<clock_output id="SAI2_CLK_ROOT.outFreq" value="1080/17 MHz" locked="false" accuracy=""/>
|
|
<clock_output id="SAI2_MCLK1.outFreq" value="1080/17 MHz" locked="false" accuracy=""/>
|
|
<clock_output id="SAI2_MCLK3.outFreq" value="30 MHz" locked="false" accuracy=""/>
|
|
<clock_output id="SAI3_CLK_ROOT.outFreq" value="1080/17 MHz" locked="false" accuracy=""/>
|
|
<clock_output id="SAI3_MCLK1.outFreq" value="1080/17 MHz" locked="false" accuracy=""/>
|
|
<clock_output id="SAI3_MCLK3.outFreq" value="30 MHz" locked="false" accuracy=""/>
|
|
<clock_output id="SEMC_CLK_ROOT.outFreq" value="75 MHz" locked="false" accuracy=""/>
|
|
<clock_output id="SPDIF0_CLK_ROOT.outFreq" value="30 MHz" locked="false" accuracy=""/>
|
|
<clock_output id="TRACE_CLK_ROOT.outFreq" value="132 MHz" locked="false" accuracy=""/>
|
|
<clock_output id="UART_CLK_ROOT.outFreq" value="80 MHz" locked="false" accuracy=""/>
|
|
<clock_output id="USDHC1_CLK_ROOT.outFreq" value="198 MHz" locked="false" accuracy=""/>
|
|
<clock_output id="USDHC2_CLK_ROOT.outFreq" value="198 MHz" locked="false" accuracy=""/>
|
|
</clock_outputs>
|
|
<clock_settings>
|
|
<setting id="CCM.AHB_PODF.scale" value="1" locked="true"/>
|
|
<setting id="CCM.ARM_PODF.scale" value="2" locked="true"/>
|
|
<setting id="CCM.FLEXSPI2_PODF.scale" value="2" locked="true"/>
|
|
<setting id="CCM.FLEXSPI2_SEL.sel" value="CCM_ANALOG.PLL3_PFD0_CLK" locked="false"/>
|
|
<setting id="CCM.FLEXSPI_PODF.scale" value="2" locked="true"/>
|
|
<setting id="CCM.FLEXSPI_SEL.sel" value="CCM_ANALOG.PLL3_PFD0_CLK" locked="false"/>
|
|
<setting id="CCM.LPSPI_PODF.scale" value="5" locked="true"/>
|
|
<setting id="CCM.PERCLK_PODF.scale" value="2" locked="true"/>
|
|
<setting id="CCM.SEMC_PODF.scale" value="8" locked="false"/>
|
|
<setting id="CCM.TRACE_CLK_SEL.sel" value="CCM_ANALOG.PLL2_MAIN_CLK" locked="false"/>
|
|
<setting id="CCM.TRACE_PODF.scale" value="4" locked="true"/>
|
|
<setting id="CCM_ANALOG.PLL1_BYPASS.sel" value="CCM_ANALOG.PLL1" locked="false"/>
|
|
<setting id="CCM_ANALOG.PLL1_PREDIV.scale" value="1" locked="true"/>
|
|
<setting id="CCM_ANALOG.PLL1_VDIV.scale" value="50" locked="true"/>
|
|
<setting id="CCM_ANALOG.PLL2.denom" value="1" locked="true"/>
|
|
<setting id="CCM_ANALOG.PLL2.num" value="0" locked="true"/>
|
|
<setting id="CCM_ANALOG.PLL2_BYPASS.sel" value="CCM_ANALOG.PLL2_OUT_CLK" locked="false"/>
|
|
<setting id="CCM_ANALOG.PLL2_PFD0_BYPASS.sel" value="CCM_ANALOG.PLL2_PFD0" locked="false"/>
|
|
<setting id="CCM_ANALOG.PLL2_PFD1_BYPASS.sel" value="CCM_ANALOG.PLL2_PFD1" locked="false"/>
|
|
<setting id="CCM_ANALOG.PLL2_PFD2_BYPASS.sel" value="CCM_ANALOG.PLL2_PFD2" locked="false"/>
|
|
<setting id="CCM_ANALOG.PLL2_PFD3_BYPASS.sel" value="CCM_ANALOG.PLL2_PFD3" locked="false"/>
|
|
<setting id="CCM_ANALOG.PLL3_BYPASS.sel" value="CCM_ANALOG.PLL3" locked="false"/>
|
|
<setting id="CCM_ANALOG.PLL3_PFD0_BYPASS.sel" value="CCM_ANALOG.PLL3_PFD0" locked="false"/>
|
|
<setting id="CCM_ANALOG.PLL3_PFD0_DIV.scale" value="33" locked="true"/>
|
|
<setting id="CCM_ANALOG.PLL3_PFD0_MUL.scale" value="18" locked="true"/>
|
|
<setting id="CCM_ANALOG.PLL3_PFD1_BYPASS.sel" value="CCM_ANALOG.PLL3_PFD1" locked="false"/>
|
|
<setting id="CCM_ANALOG.PLL3_PFD2_BYPASS.sel" value="CCM_ANALOG.PLL3_PFD2" locked="false"/>
|
|
<setting id="CCM_ANALOG.PLL3_PFD3_BYPASS.sel" value="CCM_ANALOG.PLL3_PFD3" locked="false"/>
|
|
<setting id="CCM_ANALOG.PLL4.denom" value="50" locked="false"/>
|
|
<setting id="CCM_ANALOG.PLL4.div" value="47" locked="false"/>
|
|
<setting id="CCM_ANALOG.PLL5.denom" value="1" locked="false"/>
|
|
<setting id="CCM_ANALOG.PLL5.div" value="31" locked="true"/>
|
|
<setting id="CCM_ANALOG.PLL5.num" value="0" locked="false"/>
|
|
<setting id="CCM_ANALOG.PLL5_BYPASS.sel" value="CCM_ANALOG.PLL5_POST_DIV" locked="false"/>
|
|
<setting id="CCM_ANALOG.PLL5_POST_DIV.scale" value="2" locked="false"/>
|
|
<setting id="CCM_ANALOG.VIDEO_DIV.scale" value="4" locked="false"/>
|
|
<setting id="CCM_ANALOG_PLL_ENET_POWERDOWN_CFG" value="Yes" locked="false"/>
|
|
<setting id="CCM_ANALOG_PLL_USB1_POWER_CFG" value="Yes" locked="false"/>
|
|
<setting id="CCM_ANALOG_PLL_VIDEO_POWERDOWN_CFG" value="No" locked="false"/>
|
|
</clock_settings>
|
|
<called_from_default_init>true</called_from_default_init>
|
|
</clock_configuration>
|
|
</clock_configurations>
|
|
</clocks>
|
|
<dcdx name="DCDx" version="3.0" enabled="true" update_project_code="true">
|
|
<dcdx_profile>
|
|
<processor_version>12.0.1</processor_version>
|
|
<output_format>c_array</output_format>
|
|
</dcdx_profile>
|
|
<dcdx_configurations>
|
|
<dcdx_configuration name="Device_configuration">
|
|
<description></description>
|
|
<options/>
|
|
<command_groups>
|
|
<command_group name="Imported Commands" enabled="true">
|
|
<commands>
|
|
<command type="write_value" address="CCM_CCGR0" value="0xFFFFFFFF" value_width="4"/>
|
|
<command type="write_value" address="CCM_CCGR1" value="0xFFFFFFFF" value_width="4"/>
|
|
<command type="write_value" address="CCM_CCGR2" value="0xFFFFFFFF" value_width="4"/>
|
|
<command type="write_value" address="CCM_CCGR3" value="0xFFFFFFFF" value_width="4"/>
|
|
<command type="write_value" address="CCM_CCGR4" value="0xFFFFFFFF" value_width="4"/>
|
|
<command type="write_value" address="CCM_CCGR5" value="0xFFFFFFFF" value_width="4"/>
|
|
<command type="write_value" address="CCM_CCGR6" value="0xFFFFFFFF" value_width="4"/>
|
|
<command type="write_value" address="CCM_ANALOG_PLL_SYS" value="0x2001" value_width="4"/>
|
|
<command type="write_value" address="CCM_ANALOG_PFD_528" value="0x1D0000" value_width="4"/>
|
|
<command type="write_value" address="CCM_CBCDR" value="0x10D40" value_width="4"/>
|
|
<command type="write_value" address="IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_00" value="0x00" value_width="4"/>
|
|
<command type="write_value" address="IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_01" value="0x00" value_width="4"/>
|
|
<command type="write_value" address="IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_02" value="0x00" value_width="4"/>
|
|
<command type="write_value" address="IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_03" value="0x00" value_width="4"/>
|
|
<command type="write_value" address="IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_04" value="0x00" value_width="4"/>
|
|
<command type="write_value" address="IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_05" value="0x00" value_width="4"/>
|
|
<command type="write_value" address="IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_06" value="0x00" value_width="4"/>
|
|
<command type="write_value" address="IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_07" value="0x00" value_width="4"/>
|
|
<command type="write_value" address="IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_08" value="0x00" value_width="4"/>
|
|
<command type="write_value" address="IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_09" value="0x00" value_width="4"/>
|
|
<command type="write_value" address="IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_10" value="0x00" value_width="4"/>
|
|
<command type="write_value" address="IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_11" value="0x00" value_width="4"/>
|
|
<command type="write_value" address="IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_12" value="0x00" value_width="4"/>
|
|
<command type="write_value" address="IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_13" value="0x00" value_width="4"/>
|
|
<command type="write_value" address="IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_14" value="0x00" value_width="4"/>
|
|
<command type="write_value" address="IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_15" value="0x00" value_width="4"/>
|
|
<command type="write_value" address="IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_16" value="0x00" value_width="4"/>
|
|
<command type="write_value" address="IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_17" value="0x00" value_width="4"/>
|
|
<command type="write_value" address="IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_18" value="0x00" value_width="4"/>
|
|
<command type="write_value" address="IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_19" value="0x00" value_width="4"/>
|
|
<command type="write_value" address="IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_20" value="0x00" value_width="4"/>
|
|
<command type="write_value" address="IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_21" value="0x00" value_width="4"/>
|
|
<command type="write_value" address="IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_22" value="0x00" value_width="4"/>
|
|
<command type="write_value" address="IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_23" value="0x00" value_width="4"/>
|
|
<command type="write_value" address="IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_24" value="0x00" value_width="4"/>
|
|
<command type="write_value" address="IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_25" value="0x00" value_width="4"/>
|
|
<command type="write_value" address="IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_26" value="0x00" value_width="4"/>
|
|
<command type="write_value" address="IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_27" value="0x00" value_width="4"/>
|
|
<command type="write_value" address="IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_28" value="0x00" value_width="4"/>
|
|
<command type="write_value" address="IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_29" value="0x00" value_width="4"/>
|
|
<command type="write_value" address="IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_30" value="0x00" value_width="4"/>
|
|
<command type="write_value" address="IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_31" value="0x00" value_width="4"/>
|
|
<command type="write_value" address="IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_32" value="0x00" value_width="4"/>
|
|
<command type="write_value" address="IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_33" value="0x00" value_width="4"/>
|
|
<command type="write_value" address="IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_34" value="0x00" value_width="4"/>
|
|
<command type="write_value" address="IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_35" value="0x00" value_width="4"/>
|
|
<command type="write_value" address="IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_36" value="0x00" value_width="4"/>
|
|
<command type="write_value" address="IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_37" value="0x00" value_width="4"/>
|
|
<command type="write_value" address="IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_38" value="0x00" value_width="4"/>
|
|
<command type="write_value" address="IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_39" value="0x10" value_width="4"/>
|
|
<command type="write_value" address="IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_00" value="0x110F9" value_width="4"/>
|
|
<command type="write_value" address="IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_01" value="0x110F9" value_width="4"/>
|
|
<command type="write_value" address="IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_02" value="0x110F9" value_width="4"/>
|
|
<command type="write_value" address="IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_03" value="0x110F9" value_width="4"/>
|
|
<command type="write_value" address="IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_04" value="0x110F9" value_width="4"/>
|
|
<command type="write_value" address="IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_05" value="0x110F9" value_width="4"/>
|
|
<command type="write_value" address="IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_06" value="0x110F9" value_width="4"/>
|
|
<command type="write_value" address="IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_07" value="0x110F9" value_width="4"/>
|
|
<command type="write_value" address="IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_08" value="0x110F9" value_width="4"/>
|
|
<command type="write_value" address="IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_09" value="0x110F9" value_width="4"/>
|
|
<command type="write_value" address="IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_10" value="0x110F9" value_width="4"/>
|
|
<command type="write_value" address="IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_11" value="0x110F9" value_width="4"/>
|
|
<command type="write_value" address="IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_12" value="0x110F9" value_width="4"/>
|
|
<command type="write_value" address="IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_13" value="0x110F9" value_width="4"/>
|
|
<command type="write_value" address="IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_14" value="0x110F9" value_width="4"/>
|
|
<command type="write_value" address="IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_15" value="0x110F9" value_width="4"/>
|
|
<command type="write_value" address="IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_16" value="0x110F9" value_width="4"/>
|
|
<command type="write_value" address="IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_17" value="0x110F9" value_width="4"/>
|
|
<command type="write_value" address="IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_18" value="0x110F9" value_width="4"/>
|
|
<command type="write_value" address="IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_19" value="0x110F9" value_width="4"/>
|
|
<command type="write_value" address="IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_20" value="0x110F9" value_width="4"/>
|
|
<command type="write_value" address="IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_21" value="0x110F9" value_width="4"/>
|
|
<command type="write_value" address="IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_22" value="0x110F9" value_width="4"/>
|
|
<command type="write_value" address="IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_23" value="0x110F9" value_width="4"/>
|
|
<command type="write_value" address="IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_24" value="0x110F9" value_width="4"/>
|
|
<command type="write_value" address="IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_25" value="0x110F9" value_width="4"/>
|
|
<command type="write_value" address="IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_26" value="0x110F9" value_width="4"/>
|
|
<command type="write_value" address="IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_27" value="0x110F9" value_width="4"/>
|
|
<command type="write_value" address="IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_28" value="0x110F9" value_width="4"/>
|
|
<command type="write_value" address="IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_29" value="0x110F9" value_width="4"/>
|
|
<command type="write_value" address="IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_30" value="0x110F9" value_width="4"/>
|
|
<command type="write_value" address="IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_31" value="0x110F9" value_width="4"/>
|
|
<command type="write_value" address="IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_32" value="0x110F9" value_width="4"/>
|
|
<command type="write_value" address="IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_33" value="0x110F9" value_width="4"/>
|
|
<command type="write_value" address="IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_34" value="0x110F9" value_width="4"/>
|
|
<command type="write_value" address="IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_35" value="0x110F9" value_width="4"/>
|
|
<command type="write_value" address="IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_36" value="0x110F9" value_width="4"/>
|
|
<command type="write_value" address="IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_37" value="0x110F9" value_width="4"/>
|
|
<command type="write_value" address="IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_38" value="0x110F9" value_width="4"/>
|
|
<command type="write_value" address="IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_39" value="0x110F9" value_width="4"/>
|
|
<command type="write_value" address="SEMC_MCR" value="0x10000004" value_width="4"/>
|
|
<command type="write_value" address="SEMC_BMCR0" value="0x81" value_width="4"/>
|
|
<command type="write_value" address="SEMC_BMCR1" value="0x81" value_width="4"/>
|
|
<command type="write_value" address="SEMC_BR0" value="0x8000001B" value_width="4"/>
|
|
<command type="write_value" address="SEMC_BR1" value="0x8200001B" value_width="4"/>
|
|
<command type="write_value" address="SEMC_BR2" value="0x8400001B" value_width="4"/>
|
|
<command type="write_value" address="SEMC_BR3" value="0x8600001B" value_width="4"/>
|
|
<command type="write_value" address="SEMC_BR4" value="0x90000021" value_width="4"/>
|
|
<command type="write_value" address="SEMC_BR5" value="0xA0000019" value_width="4"/>
|
|
<command type="write_value" address="SEMC_BR6" value="0xA8000017" value_width="4"/>
|
|
<command type="write_value" address="SEMC_BR7" value="0xA900001B" value_width="4"/>
|
|
<command type="write_value" address="SEMC_BR8" value="0x21" value_width="4"/>
|
|
<command type="write_value" address="SEMC_IOCR" value="0x79A8" value_width="4"/>
|
|
<command type="write_value" address="SEMC_SDRAMCR0" value="0xF31" value_width="4"/>
|
|
<command type="write_value" address="SEMC_SDRAMCR1" value="0x652922" value_width="4"/>
|
|
<command type="write_value" address="SEMC_SDRAMCR2" value="0x10920" value_width="4"/>
|
|
<command type="write_value" address="SEMC_SDRAMCR3" value="0x50210A08" value_width="4"/>
|
|
<command type="write_value" address="SEMC_DBICR0" value="0x21" value_width="4"/>
|
|
<command type="write_value" address="SEMC_DBICR1" value="0x888888" value_width="4"/>
|
|
<command type="write_value" address="SEMC_IPCR1" value="0x02" value_width="4"/>
|
|
<command type="write_value" address="SEMC_IPCR2" value="0x00" value_width="4"/>
|
|
<command type="write_value" address="SEMC_IPCR0" value="0x80000000" value_width="4"/>
|
|
<command type="write_value" address="SEMC_IPCMD" value="0xA55A000F" value_width="4"/>
|
|
<command type="check_any_bit_set" address="SEMC_INTR" value="0x01" value_width="4"/>
|
|
<command type="write_value" address="SEMC_IPCR0" value="0x80000000" value_width="4"/>
|
|
<command type="write_value" address="SEMC_IPCMD" value="0xA55A000C" value_width="4"/>
|
|
<command type="check_any_bit_set" address="SEMC_INTR" value="0x01" value_width="4"/>
|
|
<command type="write_value" address="SEMC_IPCR0" value="0x80000000" value_width="4"/>
|
|
<command type="write_value" address="SEMC_IPCMD" value="0xA55A000C" value_width="4"/>
|
|
<command type="check_any_bit_set" address="SEMC_INTR" value="0x01" value_width="4"/>
|
|
<command type="write_value" address="SEMC_IPTXDAT" value="0x33" value_width="4"/>
|
|
<command type="write_value" address="SEMC_IPCR0" value="0x80000000" value_width="4"/>
|
|
<command type="write_value" address="SEMC_IPCMD" value="0xA55A000A" value_width="4"/>
|
|
<command type="check_any_bit_set" address="SEMC_INTR" value="0x01" value_width="4"/>
|
|
<command type="write_value" address="SEMC_SDRAMCR3" value="0x50210A09" value_width="4"/>
|
|
</commands>
|
|
</command_group>
|
|
</command_groups>
|
|
</dcdx_configuration>
|
|
</dcdx_configurations>
|
|
</dcdx>
|
|
<periphs name="Peripherals" version="7.0" enabled="false" update_project_code="true">
|
|
<peripherals_profile>
|
|
<processor_version>N/A</processor_version>
|
|
</peripherals_profile>
|
|
<functional_groups/>
|
|
<components/>
|
|
</periphs>
|
|
<tee name="TEE" version="2.0" enabled="false" update_project_code="true">
|
|
<tee_profile>
|
|
<processor_version>N/A</processor_version>
|
|
</tee_profile>
|
|
</tee>
|
|
</tools>
|
|
</configuration> |