524 lines
19 KiB
C
524 lines
19 KiB
C
/**************************************************************************//**
|
|
* @file nu_i2c.h
|
|
* @version V3.0
|
|
* $Revision: 1 $
|
|
* $Date: 16/07/07 7:50p $
|
|
* @brief M2355 series I2C Serial Interface Controller(I2C) driver header file
|
|
*
|
|
* @copyright SPDX-License-Identifier: Apache-2.0
|
|
* @copyright Copyright (C) 2020 Nuvoton Technology Corp. All rights reserved.
|
|
******************************************************************************/
|
|
#ifndef __NU_I2C_H__
|
|
#define __NU_I2C_H__
|
|
|
|
#ifdef __cplusplus
|
|
extern "C"
|
|
{
|
|
#endif
|
|
|
|
|
|
/** @addtogroup Standard_Driver Standard Driver
|
|
@{
|
|
*/
|
|
|
|
/** @addtogroup I2C_Driver I2C Driver
|
|
@{
|
|
*/
|
|
|
|
/** @addtogroup I2C_EXPORTED_CONSTANTS I2C Exported Constants
|
|
@{
|
|
*/
|
|
|
|
/*---------------------------------------------------------------------------------------------------------*/
|
|
/* I2C_CTL constant definitions. */
|
|
/*---------------------------------------------------------------------------------------------------------*/
|
|
#define I2C_CTL_STA_SI (0x28U) /*!< I2C_CTL setting for I2C control bits. It would set STA and SI bits */
|
|
#define I2C_CTL_STA_SI_AA (0x2CU) /*!< I2C_CTL setting for I2C control bits. It would set STA, SI and AA bits */
|
|
#define I2C_CTL_STO_SI (0x18U) /*!< I2C_CTL setting for I2C control bits. It would set STO and SI bits */
|
|
#define I2C_CTL_STO_SI_AA (0x1CU) /*!< I2C_CTL setting for I2C control bits. It would set STO, SI and AA bits */
|
|
#define I2C_CTL_SI (0x08U) /*!< I2C_CTL setting for I2C control bits. It would set SI bit */
|
|
#define I2C_CTL_SI_AA (0x0CU) /*!< I2C_CTL setting for I2C control bits. It would set SI and AA bits */
|
|
#define I2C_CTL_STA (0x20U) /*!< I2C_CTL setting for I2C control bits. It would set STA bit */
|
|
#define I2C_CTL_STO (0x10U) /*!< I2C_CTL setting for I2C control bits. It would set STO bit */
|
|
#define I2C_CTL_AA (0x04U) /*!< I2C_CTL setting for I2C control bits. It would set AA bit */
|
|
|
|
/*---------------------------------------------------------------------------------------------------------*/
|
|
/* I2C GCMode constant definitions. */
|
|
/*---------------------------------------------------------------------------------------------------------*/
|
|
#define I2C_GCMODE_ENABLE (1U) /*!< Enable I2C GC Mode */
|
|
#define I2C_GCMODE_DISABLE (0U) /*!< Disable I2C GC Mode */
|
|
|
|
/*---------------------------------------------------------------------------------------------------------*/
|
|
/* I2C SMBUS constant definitions. */
|
|
/*---------------------------------------------------------------------------------------------------------*/
|
|
#define I2C_SMBH_ENABLE (1U) /*!< Enable SMBus Host Mode enable */
|
|
#define I2C_SMBD_ENABLE (0U) /*!< Enable SMBus Device Mode enable */
|
|
#define I2C_PECTX_ENABLE (1U) /*!< Enable SMBus Packet Error Check Transmit function */
|
|
#define I2C_PECTX_DISABLE (0U) /*!< Disable SMBus Packet Error Check Transmit function */
|
|
|
|
/**@}*/ /* end of group I2C_EXPORTED_CONSTANTS */
|
|
|
|
/** @addtogroup I2C_EXPORTED_FUNCTIONS I2C Exported Functions
|
|
@{
|
|
*/
|
|
/**
|
|
* @brief The macro is used to set I2C bus condition at One Time
|
|
*
|
|
* @param[in] i2c Specify I2C port
|
|
* @param[in] u8Ctrl A byte writes to I2C control register
|
|
*
|
|
* @return None
|
|
*
|
|
* @details Set I2C_CTL register to control I2C bus conditions of START, STOP, SI, ACK.
|
|
*/
|
|
#define I2C_SET_CONTROL_REG(i2c, u8Ctrl) ((i2c)->CTL0 = ((i2c)->CTL0 & ~0x3Cu) | (u8Ctrl))
|
|
|
|
/**
|
|
* @brief The macro is used to set START condition of I2C Bus
|
|
*
|
|
* @param[in] i2c Specify I2C port
|
|
*
|
|
* @return None
|
|
*
|
|
* @details Set the I2C bus START condition in I2C_CTL register.
|
|
*/
|
|
#define I2C_START(i2c) ((i2c)->CTL0 = ((i2c)->CTL0 | I2C_CTL0_SI_Msk) | I2C_CTL0_STA_Msk)
|
|
|
|
/**
|
|
* @brief The macro is used to wait I2C bus status get ready
|
|
*
|
|
* @param[in] i2c Specify I2C port
|
|
*
|
|
* @return None
|
|
*
|
|
* @details When a new status is presented of I2C bus, the SI flag will be set in I2C_CTL register.
|
|
*/
|
|
#define I2C_WAIT_READY(i2c) while(!((i2c)->CTL0 & I2C_CTL0_SI_Msk))
|
|
|
|
/**
|
|
* @brief The macro is used to Read I2C Bus Data Register
|
|
*
|
|
* @param[in] i2c Specify I2C port
|
|
*
|
|
* @return A byte of I2C data register
|
|
*
|
|
* @details I2C controller read data from bus and save it in I2CDAT register.
|
|
*/
|
|
#define I2C_GET_DATA(i2c) ((i2c)->DAT)
|
|
|
|
/**
|
|
* @brief Write a Data to I2C Data Register
|
|
*
|
|
* @param[in] i2c Specify I2C port
|
|
* @param[in] u8Data A byte that writes to data register
|
|
*
|
|
* @return None
|
|
*
|
|
* @details When write a data to I2C_DAT register, the I2C controller will shift it to I2C bus.
|
|
*/
|
|
#define I2C_SET_DATA(i2c, u8Data) ((i2c)->DAT = (u8Data))
|
|
|
|
/**
|
|
* @brief Get I2C Bus status code
|
|
*
|
|
* @param[in] i2c Specify I2C port
|
|
*
|
|
* @return I2C status code
|
|
*
|
|
* @details To get this status code to monitor I2C bus event.
|
|
*/
|
|
#define I2C_GET_STATUS(i2c) ((i2c)->STATUS0)
|
|
|
|
/**
|
|
* @brief Get Time-out flag from I2C Bus
|
|
*
|
|
* @param[in] i2c Specify I2C port
|
|
*
|
|
* @retval 0 I2C Bus time-out is not happened
|
|
* @retval 1 I2C Bus time-out is happened
|
|
*
|
|
* @details When I2C bus occurs time-out event, the time-out flag will be set.
|
|
*/
|
|
#define I2C_GET_TIMEOUT_FLAG(i2c) ( ((i2c)->TOCTL & I2C_TOCTL_TOIF_Msk) == I2C_TOCTL_TOIF_Msk ? 1u : 0u)
|
|
|
|
/**
|
|
* @brief To get wake-up flag from I2C Bus
|
|
*
|
|
* @param[in] i2c Specify I2C port
|
|
*
|
|
* @retval 0 Chip is not woken-up from power-down mode
|
|
* @retval 1 Chip is woken-up from power-down mode
|
|
*
|
|
* @details I2C bus occurs wake-up event, wake-up flag will be set.
|
|
*/
|
|
#define I2C_GET_WAKEUP_FLAG(i2c) ( ((i2c)->WKSTS & I2C_WKSTS_WKIF_Msk) == I2C_WKSTS_WKIF_Msk ? 1u : 0u)
|
|
|
|
/**
|
|
* @brief To clear wake-up flag
|
|
*
|
|
* @param[in] i2c Specify I2C port
|
|
*
|
|
* @return None
|
|
*
|
|
* @details If wake-up flag is set, use this macro to clear it.
|
|
*/
|
|
#define I2C_CLEAR_WAKEUP_FLAG(i2c) ((i2c)->WKSTS = I2C_WKSTS_WKIF_Msk)
|
|
|
|
/**
|
|
* @brief To get wake-up address frame ACK done flag from I2C Bus
|
|
*
|
|
* @param[in] i2c Specify I2C port
|
|
*
|
|
* @retval 0 The ACK bit cycle of address match frame is not done
|
|
* @retval 1 The ACK bit cycle of address match frame is done in power-down
|
|
*
|
|
* @details I2C bus occurs wake-up event and address frame ACK is done, this flag will be set.
|
|
*
|
|
* \hideinitializer
|
|
*/
|
|
#define I2C_GET_WAKEUP_DONE(i2c) ( ((i2c)->WKSTS & I2C_WKSTS_WKAKDONE_Msk) == I2C_WKSTS_WKAKDONE_Msk ? 1u : 0u)
|
|
|
|
/**
|
|
* @brief To clear address frame ACK done flag
|
|
*
|
|
* @param[in] i2c Specify I2C port
|
|
*
|
|
* @return None
|
|
*
|
|
* @details If wake-up done is set, use this macro to clear it.
|
|
*
|
|
* \hideinitializer
|
|
*/
|
|
#define I2C_CLEAR_WAKEUP_DONE(i2c) ((i2c)->WKSTS = I2C_WKSTS_WKAKDONE_Msk)
|
|
|
|
/**
|
|
* @brief To get read/write status bit in address wakeup frame
|
|
*
|
|
* @param[in] i2c Specify I2C port
|
|
*
|
|
* @retval 0 Write command be record on the address match wakeup frame
|
|
* @retval 1 Read command be record on the address match wakeup frame.
|
|
*
|
|
* @details I2C bus occurs wake-up event and address frame is received, this bit will record read/write status.
|
|
*
|
|
* \hideinitializer
|
|
*/
|
|
#define I2C_GET_WAKEUP_WR_STATUS(i2c) ( ((i2c)->WKSTS & I2C_WKSTS_WRSTSWK_Msk) == I2C_WKSTS_WRSTSWK_Msk ? 1u : 0u)
|
|
|
|
/**
|
|
* @brief To get SMBus Status
|
|
*
|
|
* @param[in] i2c Specify I2C port
|
|
*
|
|
* @return SMBus status
|
|
*
|
|
* @details To get the Bus Management status of I2C_BUSSTS register
|
|
*
|
|
*/
|
|
#define I2C_SMBUS_GET_STATUS(i2c) ((i2c)->BUSSTS)
|
|
|
|
/**
|
|
* @brief Get SMBus CRC value
|
|
*
|
|
* @param[in] i2c Specify I2C port
|
|
*
|
|
* @return Packet error check byte value
|
|
*
|
|
* @details The CRC check value after a transmission or a reception by count by using CRC8
|
|
*
|
|
*/
|
|
#define I2C_SMBUS_GET_PEC_VALUE(i2c) ((i2c)->PKTCRC)
|
|
|
|
/**
|
|
* @brief Set SMBus Bytes number of Transmission or reception
|
|
*
|
|
* @param[in] i2c Specify I2C port
|
|
* @param[in] u32PktSize Transmit / Receive bytes
|
|
*
|
|
* @return None
|
|
*
|
|
* @details The transmission or receive byte number in one transaction when PECEN is set. The maximum is 255 bytes.
|
|
*
|
|
*/
|
|
#define I2C_SMBUS_SET_PACKET_BYTE_COUNT(i2c, u32PktSize) ((i2c)->PKTSIZE = (u32PktSize))
|
|
|
|
/**
|
|
* @brief Enable SMBus Alert function
|
|
*
|
|
* @param[in] i2c Specify I2C port
|
|
*
|
|
* @return None
|
|
*
|
|
* @details Device Mode(BMHEN=0): If ALERTEN(I2C_BUSCTL[4]) is set, the Alert pin will pull lo, and reply ACK when get ARP from host
|
|
* Host Mode(BMHEN=1): If ALERTEN(I2C_BUSCTL[4]) is set, the Alert pin is supported to receive alert state(Lo trigger)
|
|
*
|
|
*/
|
|
#define I2C_SMBUS_ENABLE_ALERT(i2c) ((i2c)->BUSCTL |= I2C_BUSCTL_ALERTEN_Msk)
|
|
|
|
/**
|
|
* @brief Disable SMBus Alert pin function
|
|
*
|
|
* @param[in] i2c Specify I2C port
|
|
*
|
|
* @return None
|
|
*
|
|
* @details Device Mode(BMHEN=0): If ALERTEN(I2C_BUSCTL[4]) is clear, the Alert pin will pull hi, and reply NACK when get ARP from host
|
|
* Host Mode(BMHEN=1): If ALERTEN(I2C_BUSCTL[4]) is clear, the Alert pin is not supported to receive alert state(Lo trigger)
|
|
*
|
|
*/
|
|
#define I2C_SMBUS_DISABLE_ALERT(i2c) ((i2c)->BUSCTL &= ~I2C_BUSCTL_ALERTEN_Msk)
|
|
|
|
/**
|
|
* @brief Set SMBus SUSCON pin is output mode
|
|
*
|
|
* @param[in] i2c Specify I2C port
|
|
*
|
|
* @return None
|
|
*
|
|
* @details This function to set SUSCON(I2C_BUSCTL[6]) pin is output mode.
|
|
*
|
|
*
|
|
*/
|
|
#define I2C_SMBUS_SET_SUSCON_OUT(i2c) ((i2c)->BUSCTL |= I2C_BUSCTL_SCTLOEN_Msk)
|
|
|
|
/**
|
|
* @brief Set SMBus SUSCON pin is input mode
|
|
*
|
|
* @param[in] i2c Specify I2C port
|
|
*
|
|
* @return None
|
|
*
|
|
* @details This function to set SUSCON(I2C_BUSCTL[6]) pin is input mode.
|
|
*
|
|
*
|
|
*/
|
|
#define I2C_SMBUS_SET_SUSCON_IN(i2c) ((i2c)->BUSCTL &= ~I2C_BUSCTL_SCTLOEN_Msk)
|
|
|
|
/**
|
|
* @brief Set SMBus SUSCON pin output high state
|
|
*
|
|
* @param[in] i2c Specify I2C port
|
|
*
|
|
* @return None
|
|
*
|
|
* @details This function to set SUSCON(I2C_BUSCTL[6]) pin is output hi state.
|
|
*
|
|
*/
|
|
#define I2C_SMBUS_SET_SUSCON_HIGH(i2c) ((i2c)->BUSCTL |= I2C_BUSCTL_SCTLOSTS_Msk)
|
|
|
|
|
|
/**
|
|
* @brief Set SMBus SUSCON pin output low state
|
|
*
|
|
* @param[in] i2c Specify I2C port
|
|
*
|
|
* @return None
|
|
*
|
|
* @details This function to set SUSCON(I2C_BUSCTL[6]) pin is output lo state.
|
|
*
|
|
*/
|
|
#define I2C_SMBUS_SET_SUSCON_LOW(i2c) ((i2c)->BUSCTL &= ~I2C_BUSCTL_SCTLOSTS_Msk)
|
|
|
|
/**
|
|
* @brief Enable SMBus Acknowledge control by manual
|
|
*
|
|
* @param[in] i2c Specify I2C port
|
|
*
|
|
* @return None
|
|
*
|
|
* @details The 9th bit can response the ACK or NACK according the received data by user. When the byte is received, SCLK line stretching to low between the 8th and 9th SCLK pulse.
|
|
*
|
|
*/
|
|
#define I2C_SMBUS_ACK_MANUAL(i2c) ((i2c)->BUSCTL |= I2C_BUSCTL_ACKMEN_Msk)
|
|
|
|
/**
|
|
* @brief Disable SMBus Acknowledge control by manual
|
|
*
|
|
* @param[in] i2c Specify I2C port
|
|
*
|
|
* @return None
|
|
*
|
|
* @details Disable acknowledge response control by user.
|
|
*
|
|
*/
|
|
#define I2C_SMBUS_ACK_AUTO(i2c) ((i2c)->BUSCTL &= ~I2C_BUSCTL_ACKMEN_Msk)
|
|
|
|
/**
|
|
* @brief Enable SMBus Acknowledge manual interrupt
|
|
*
|
|
* @param[in] i2c Specify I2C port
|
|
*
|
|
* @return None
|
|
*
|
|
* @details This function is used to enable SMBUS acknowledge manual interrupt on the 9th clock cycle when SMBUS=1 and ACKMEN=1
|
|
*
|
|
*/
|
|
#define I2C_SMBUS_9THBIT_INT_ENABLE(i2c) ((i2c)->BUSCTL |= I2C_BUSCTL_ACKM9SI_Msk)
|
|
|
|
/**
|
|
* @brief Disable SMBus Acknowledge manual interrupt
|
|
*
|
|
* @param[in] i2c Specify I2C port
|
|
*
|
|
* @return None
|
|
*
|
|
* @details This function is used to disable SMBUS acknowledge manual interrupt on the 9th clock cycle when SMBUS=1 and ACKMEN=1
|
|
*
|
|
*/
|
|
#define I2C_SMBUS_9THBIT_INT_DISABLE(i2c) ((i2c)->BUSCTL &= ~I2C_BUSCTL_ACKM9SI_Msk)
|
|
|
|
/**
|
|
* @brief Enable SMBus PEC clear at REPEAT START
|
|
*
|
|
* @param[in] i2c Specify I2C port
|
|
*
|
|
* @return None
|
|
*
|
|
* @details This function is used to enable the condition of REAEAT START can clear the PEC calculation.
|
|
*
|
|
*/
|
|
#define I2C_SMBUS_RST_PEC_AT_START_ENABLE(i2c) ((i2c)->BUSCTL |= I2C_BUSCTL_PECCLR_Msk)
|
|
|
|
/**
|
|
* @brief Disable SMBus PEC clear at Repeat START
|
|
*
|
|
* @param[in] i2c Specify I2C port
|
|
*
|
|
* @return None
|
|
*
|
|
* @details This function is used to disable the condition of Repeat START can clear the PEC calculation.
|
|
*
|
|
*/
|
|
#define I2C_SMBUS_RST_PEC_AT_START_DISABLE(i2c) ((i2c)->BUSCTL &= ~I2C_BUSCTL_PECCLR_Msk)
|
|
|
|
/**
|
|
* @brief Enable RX PDMA function.
|
|
* @param[in] i2c The pointer of the specified I2C module.
|
|
* @return None.
|
|
* @details Set RXPDMAEN bit of I2C_CTL1 register to enable RX PDMA transfer function.
|
|
*/
|
|
#define I2C_ENABLE_RX_PDMA(i2c) ((i2c)->CTL1 |= I2C_CTL1_RXPDMAEN_Msk)
|
|
|
|
/**
|
|
* @brief Enable TX PDMA function.
|
|
* @param[in] i2c The pointer of the specified I2C module.
|
|
* @return None.
|
|
* @details Set TXPDMAEN bit of I2C_CTL1 register to enable TX PDMA transfer function.
|
|
*/
|
|
#define I2C_ENABLE_TX_PDMA(i2c) ((i2c)->CTL1 |= I2C_CTL1_TXPDMAEN_Msk)
|
|
|
|
/**
|
|
* @brief Disable RX PDMA transfer.
|
|
* @param[in] i2c The pointer of the specified I2C module.
|
|
* @return None.
|
|
* @details Clear RXPDMAEN bit of I2C_CTL1 register to disable RX PDMA transfer function.
|
|
*/
|
|
#define I2C_DISABLE_RX_PDMA(i2c) ((i2c)->CTL1 &= ~I2C_CTL1_RXPDMAEN_Msk)
|
|
|
|
/**
|
|
* @brief Disable TX PDMA transfer.
|
|
* @param[in] i2c The pointer of the specified I2C module.
|
|
* @return None.
|
|
* @details Clear TXPDMAEN bit of I2C_CTL1 register to disable TX PDMA transfer function.
|
|
*/
|
|
#define I2C_DISABLE_TX_PDMA(i2c) ((i2c)->CTL1 &= ~I2C_CTL1_TXPDMAEN_Msk)
|
|
|
|
/**
|
|
* @brief Enable PDMA stretch function.
|
|
* @param[in] i2c The pointer of the specified I2C module.
|
|
* @return None.
|
|
* @details Enable this function is to stretch bus by hardware after PDMA transfer is done if SI is not cleared.
|
|
*/
|
|
#define I2C_ENABLE_PDMA_STRETCH(i2c) ((i2c)->CTL1 |= I2C_CTL1_PDMASTR_Msk)
|
|
|
|
/**
|
|
* @brief Disable PDMA stretch function.
|
|
* @param[in] i2c The pointer of the specified I2C module.
|
|
* @return None.
|
|
* @details I2C wil send STOP after PDMA transfers done automatically.
|
|
*/
|
|
#define I2C_DISABLE_PDMA_STRETCH(i2c) ((i2c)->CTL1 &= ~I2C_CTL1_PDMASTR_Msk)
|
|
|
|
/**
|
|
* @brief Reset PDMA function.
|
|
* @param[in] i2c The pointer of the specified I2C module.
|
|
* @return None.
|
|
* @details I2C PDMA engine will be reset after this function is called.
|
|
*/
|
|
#define I2C_DISABLE_RST_PDMA(i2c) ((i2c)->CTL1 |= I2C_CTL1_PDMARST_Msk)
|
|
|
|
/*---------------------------------------------------------------------------------------------------------*/
|
|
/* inline functions */
|
|
/*---------------------------------------------------------------------------------------------------------*/
|
|
static __INLINE void I2C_STOP(I2C_T *i2c);
|
|
|
|
/**
|
|
* @brief The macro is used to set STOP condition of I2C Bus
|
|
*
|
|
* @param[in] i2c Specify I2C port
|
|
*
|
|
* @return None
|
|
*
|
|
* @details Set the I2C bus STOP condition in I2C_CTL register.
|
|
*/
|
|
static __INLINE void I2C_STOP(I2C_T *i2c)
|
|
{
|
|
|
|
(i2c)->CTL0 |= (I2C_CTL0_SI_Msk | I2C_CTL0_STO_Msk);
|
|
while(i2c->CTL0 & I2C_CTL0_STO_Msk) {}
|
|
}
|
|
|
|
|
|
void I2C_ClearTimeoutFlag(I2C_T *i2c);
|
|
void I2C_Close(I2C_T *i2c);
|
|
void I2C_Trigger(I2C_T *i2c, uint8_t u8Start, uint8_t u8Stop, uint8_t u8Si, uint8_t u8Ack);
|
|
void I2C_DisableInt(I2C_T *i2c);
|
|
void I2C_EnableInt(I2C_T *i2c);
|
|
uint32_t I2C_GetBusClockFreq(I2C_T *i2c);
|
|
uint32_t I2C_GetIntFlag(I2C_T *i2c);
|
|
uint32_t I2C_GetStatus(I2C_T *i2c);
|
|
uint32_t I2C_Open(I2C_T *i2c, uint32_t u32BusClock);
|
|
uint8_t I2C_GetData(I2C_T *i2c);
|
|
void I2C_SetSlaveAddr(I2C_T *i2c, uint8_t u8SlaveNo, uint8_t u8SlaveAddr, uint8_t u8GCMode);
|
|
void I2C_SetSlaveAddrMask(I2C_T *i2c, uint8_t u8SlaveNo, uint8_t u8SlaveAddrMask);
|
|
uint32_t I2C_SetBusClockFreq(I2C_T *i2c, uint32_t u32BusClock);
|
|
void I2C_EnableTimeout(I2C_T *i2c, uint8_t u8LongTimeout);
|
|
void I2C_DisableTimeout(I2C_T *i2c);
|
|
void I2C_EnableWakeup(I2C_T *i2c);
|
|
void I2C_DisableWakeup(I2C_T *i2c);
|
|
void I2C_SetData(I2C_T *i2c, uint8_t u8Data);
|
|
uint8_t I2C_WriteByte(I2C_T *i2c, uint8_t u8SlaveAddr, uint8_t u8Data);
|
|
uint32_t I2C_WriteMultiBytes(I2C_T *i2c, uint8_t u8SlaveAddr, uint8_t au8Data[], uint32_t u32wLen);
|
|
uint8_t I2C_WriteByteOneReg(I2C_T *i2c, uint8_t u8SlaveAddr, uint8_t u8DataAddr, uint8_t u8Data);
|
|
uint32_t I2C_WriteMultiBytesOneReg(I2C_T *i2c, uint8_t u8SlaveAddr, uint8_t u8DataAddr, uint8_t au8Data[], uint32_t u32wLen);
|
|
uint8_t I2C_WriteByteTwoRegs(I2C_T *i2c, uint8_t u8SlaveAddr, uint16_t u16DataAddr, uint8_t u8Data);
|
|
uint32_t I2C_WriteMultiBytesTwoRegs(I2C_T *i2c, uint8_t u8SlaveAddr, uint16_t u16DataAddr, uint8_t au8Data[], uint32_t u32wLen);
|
|
uint8_t I2C_ReadByte(I2C_T *i2c, uint8_t u8SlaveAddr);
|
|
uint32_t I2C_ReadMultiBytes(I2C_T *i2c, uint8_t u8SlaveAddr, uint8_t au8Rdata[], uint32_t u32rLen);
|
|
uint8_t I2C_ReadByteOneReg(I2C_T *i2c, uint8_t u8SlaveAddr, uint8_t u8DataAddr);
|
|
uint32_t I2C_ReadMultiBytesOneReg(I2C_T *i2c, uint8_t u8SlaveAddr, uint8_t u8DataAddr, uint8_t au8Rdata[], uint32_t u32rLen);
|
|
uint8_t I2C_ReadByteTwoRegs(I2C_T *i2c, uint8_t u8SlaveAddr, uint16_t u16DataAddr);
|
|
uint32_t I2C_ReadMultiBytesTwoRegs(I2C_T *i2c, uint8_t u8SlaveAddr, uint16_t u16DataAddr, uint8_t au8Rdata[], uint32_t u32rLen);
|
|
uint32_t I2C_SMBusGetStatus(I2C_T *i2c);
|
|
void I2C_SMBusClearInterruptFlag(I2C_T *i2c, uint8_t u8ClrSMBusIntFlag);
|
|
void I2C_SMBusSetPacketByteCount(I2C_T *i2c, uint32_t u32PktSize);
|
|
void I2C_SMBusOpen(I2C_T *i2c, uint8_t u8HostDevice);
|
|
void I2C_SMBusClose(I2C_T *i2c);
|
|
void I2C_SMBusPECTxEnable(I2C_T *i2c, uint8_t u8PECTxEn);
|
|
uint8_t I2C_SMBusGetPECValue(I2C_T *i2c);
|
|
void I2C_SMBusIdleTimeout(I2C_T *i2c, uint32_t u32Us, uint32_t u32Hclk);
|
|
void I2C_SMBusTimeout(I2C_T *i2c, uint32_t ms, uint32_t u32Pclk);
|
|
void I2C_SMBusClockLoTimeout(I2C_T *i2c, uint32_t ms, uint32_t u32Pclk);
|
|
|
|
/**@}*/ /* end of group I2C_EXPORTED_FUNCTIONS */
|
|
|
|
/**@}*/ /* end of group I2C_Driver */
|
|
|
|
/**@}*/ /* end of group Standard_Driver */
|
|
|
|
#ifdef __cplusplus
|
|
}
|
|
#endif
|
|
|
|
#endif
|