Commit Graph

60 Commits

Author SHA1 Message Date
charlown 9ec326f931 [bsp/wch/arm/Libraries/ch32_drivers/drv_pwm_ch32f10x.c]:support pwm.
[bsp/wch/arm/ch32f103c8-core]:add timer1~4(include 4 channel) pwm.
2021-09-23 23:20:16 +08:00
charlown 5ce84153f3 [bsp/wch/arm/Libraries/ch32_drivers/drv_hwtimer_ch32f10x.c]:rename func: ch32f1_hwtimer_clock_init, ch32f1_hwtimer_clock_get, hwtimer and pwm will be use it. change some code annotation.
[bsp/wch/arm/ch32f103c8-core]: rename func.
2021-09-10 17:12:31 +08:00
charlown 84111766f9 [bsp/wch/arm/Libraries/ch32_drivers]: support ch32f10x hwtimer.
[bsp/wch/arm/ch32f103c8-core]: add hwtimer1~4.
2021-09-08 16:45:55 +08:00
charlown 7aa4dfec8b [wch/arm/ch32f103c8-core]:format board/Kconfig, format README.md. 2021-09-07 16:11:07 +08:00
charlown f6edb4754b delete dir_path in wch bsp ignore_format file. 2021-09-06 21:06:39 +08:00
charlown 454d620b62 add wch bsp ignore_format file. 2021-09-06 17:38:53 +08:00
charlown abeb9500d0 fix rtconfig.py param: DEVICE = cortex-m3 in other platform. 2021-09-06 13:42:48 +08:00
charlown 5169360e21 support gcc for ch32f10x. 2021-09-03 15:44:19 +08:00
charlown 02a3ac4036 format wch bsp code. 2021-09-02 22:49:01 +08:00
charlown 2e74dd8e2d support ch32f10x family, add ch32f103c8-core bsp 2021-08-31 14:41:35 +08:00