libs/rt-thread-official
libs/rt-thread-official
4
0
Fork 0
mirror of https://github.com/RT-Thread/rt-thread.git synced 2025-01-18 15:43:32 +08:00
Code Issues Releases Wiki Activity

Delete redundant blank lines

Browse Source
This commit is contained in:
jicheng0622 2019-03-12 11:47:39 +08:00
parent 48ca812dbc
commit ea867b623f
1 changed files with 0 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
bsp/imxrt/Libraries/imxrt1021/drivers/drv_codec.h
View File

@ -66,7 +66,6 @@
#define ADC_OVERRUN_IRQ_EN 1 #define ADC_OVERRUN_IRQ_EN 1
#define ADC_FIFO_FLUSH 0 #define ADC_FIFO_FLUSH 0
/*DAC_MIXER_CTRL: 0x20*/ /*DAC_MIXER_CTRL: 0x20*/
#define DAC_AG_R_EN 31 /* dac right enable bit */ #define DAC_AG_R_EN 31 /* dac right enable bit */
#define DAC_AG_L_EN 30 /* dac left enable bit */ #define DAC_AG_L_EN 30 /* dac left enable bit */
@ -161,8 +160,6 @@
#define ADDA_PR_WDAT 8 #define ADDA_PR_WDAT 8
#define ADDA_PR_RDAT 0 #define ADDA_PR_RDAT 0
/* 时钟配置相关寄存器 */ /* 时钟配置相关寄存器 */
#define R6_REG_CCU_BASE 0x01c20000 #define R6_REG_CCU_BASE 0x01c20000
#define R6_REG_PLL_AUDIO_CTRL (R6_REG_CCU_BASE + 0x008) #define R6_REG_PLL_AUDIO_CTRL (R6_REG_CCU_BASE + 0x008)
@ -186,7 +183,6 @@
#define R6_REG_PD_PUL0 (R6_REG_PIO_BASE + (3 * 0x24 + 0X1c)) #define R6_REG_PD_PUL0 (R6_REG_PIO_BASE + (3 * 0x24 + 0X1c))
#define R6_REG_PD_PUL1 (R6_REG_PIO_BASE + (3 * 0x24 + 0X20)) #define R6_REG_PD_PUL1 (R6_REG_PIO_BASE + (3 * 0x24 + 0X20))
/* AUDIO配置相关寄存器 */ /* AUDIO配置相关寄存器 */
#define R6_REG_AC_BASE 0x01c23c00 #define R6_REG_AC_BASE 0x01c23c00
#define R6_REG_AC_DAC_DPC (R6_REG_AC_BASE + 0x00) #define R6_REG_AC_DAC_DPC (R6_REG_AC_BASE + 0x00)
@ -212,7 +208,6 @@
#define REG_NDMA_BYTE_CNT (0xc) #define REG_NDMA_BYTE_CNT (0xc)
// #define REG_NDMA_PAR (0x300 + 0x1c) // #define REG_NDMA_PAR (0x300 + 0x1c)
#define NDMA_CFG_SRC_DRQ_IR_RX (0x00 << 0) #define NDMA_CFG_SRC_DRQ_IR_RX (0x00 << 0)
#define NDMA_CFG_SRC_DRQ_NONE (0x01 << 0) #define NDMA_CFG_SRC_DRQ_NONE (0x01 << 0)
#define NDMA_CFG_SRC_DRQ_SDRAM (0x11 << 0) #define NDMA_CFG_SRC_DRQ_SDRAM (0x11 << 0)