mips:gs232:LS1C300 have 5 group INTC cells but LS1B have 4 group INTC cells
This commit is contained in:
parent
0af3666882
commit
d874ab1109
|
@ -19,7 +19,7 @@ source "$RTT_DIR/Kconfig"
|
|||
source "$RTT_DIR/libcpu/mips/common/Kconfig"
|
||||
source "$PKGS_DIR/Kconfig"
|
||||
|
||||
config SOC_1C300
|
||||
config SOC_LS1C300
|
||||
bool
|
||||
select RT_USING_COMPONENTS_INIT
|
||||
select RT_USING_USER_MAIN
|
||||
|
|
|
@ -161,7 +161,7 @@
|
|||
|
||||
/* samples: kernel and components samples */
|
||||
|
||||
#define SOC_1C300
|
||||
#define SOC_LS1C300
|
||||
#define RT_LS1C_BAICAIBOARD
|
||||
#define RT_USING_SELF_BOOT
|
||||
#define RT_SELF_BOOT_DEBUG
|
||||
|
|
|
@ -17,7 +17,14 @@
|
|||
|
||||
#define INTC_BASE 0xBFD01040
|
||||
|
||||
#ifdef SOC_LS1B
|
||||
#define GS232_INTC_CELLS 4
|
||||
#endif
|
||||
|
||||
#ifdef SOC_LS1C300
|
||||
#define GS232_INTC_CELLS 5
|
||||
#endif
|
||||
|
||||
#define GS232_NR_IRQS (32 * GS232_INTC_CELLS)
|
||||
|
||||
#define GMAC0_BASE 0xBFE10000
|
||||
|
@ -64,4 +71,4 @@ extern void rt_hw_timer_init(void);
|
|||
|
||||
#endif
|
||||
|
||||
#endif
|
||||
#endif
|
||||
|
|
Loading…
Reference in New Issue