[armclang] 使用__clang__代替__CLANG_ARM
attach https://github.com/RT-Thread/rt-thread/pull/5451
This commit is contained in:
parent
bd33d37bc4
commit
c038e55d32
|
@ -19,7 +19,7 @@
|
||||||
#define V85XX_SRAM_END (0x20000000 + V85XX_SRAM_SIZE * 1024)
|
#define V85XX_SRAM_END (0x20000000 + V85XX_SRAM_SIZE * 1024)
|
||||||
|
|
||||||
|
|
||||||
#if defined(__CC_ARM) || defined(__CLANG_ARM)
|
#if defined(__ARMCC_VERSION)
|
||||||
extern int Image$$RW_IRAM1$$ZI$$Limit;
|
extern int Image$$RW_IRAM1$$ZI$$Limit;
|
||||||
#define HEAP_BEGIN (&Image$$RW_IRAM1$$ZI$$Limit)
|
#define HEAP_BEGIN (&Image$$RW_IRAM1$$ZI$$Limit)
|
||||||
#elif __ICCARM__
|
#elif __ICCARM__
|
||||||
|
|
|
@ -15,7 +15,7 @@
|
||||||
#include "fsl_common.h"
|
#include "fsl_common.h"
|
||||||
#include "clock_config.h"
|
#include "clock_config.h"
|
||||||
#define SOC_IMXRT1020_SERIES
|
#define SOC_IMXRT1020_SERIES
|
||||||
#if defined(__CC_ARM) || defined (__CLANG_ARM) || defined (__CLANG_ARM)
|
#if defined(__ARMCC_VERSION)
|
||||||
extern int Image$$RTT_HEAP$$ZI$$Base;
|
extern int Image$$RTT_HEAP$$ZI$$Base;
|
||||||
extern int Image$$RTT_HEAP$$ZI$$Limit;
|
extern int Image$$RTT_HEAP$$ZI$$Limit;
|
||||||
#define HEAP_BEGIN (&Image$$RTT_HEAP$$ZI$$Base)
|
#define HEAP_BEGIN (&Image$$RTT_HEAP$$ZI$$Base)
|
||||||
|
|
|
@ -73,7 +73,7 @@ void rt_hw_board_init(void)
|
||||||
NVIC_SetPriority(PendSV_IRQn, (1 << __NVIC_PRIO_BITS) - 1);
|
NVIC_SetPriority(PendSV_IRQn, (1 << __NVIC_PRIO_BITS) - 1);
|
||||||
|
|
||||||
#ifdef RT_USING_HEAP
|
#ifdef RT_USING_HEAP
|
||||||
#if defined(__CC_ARM) || defined(__CLANG_ARM)
|
#if defined(__ARMCC_VERSION)
|
||||||
rt_system_heap_init((void*)&Image$$RW_IRAM1$$ZI$$Limit, (void*)HEAP_END);
|
rt_system_heap_init((void*)&Image$$RW_IRAM1$$ZI$$Limit, (void*)HEAP_END);
|
||||||
#elif __ICCARM__
|
#elif __ICCARM__
|
||||||
rt_system_heap_init((void*)HEAP_BEGIN, (void*)HEAP_END);
|
rt_system_heap_init((void*)HEAP_BEGIN, (void*)HEAP_END);
|
||||||
|
|
|
@ -46,7 +46,7 @@
|
||||||
|
|
||||||
#define SAMC21_SRAM_END (0x20000000 + SAMC21_SRAM_SIZE * 1024)
|
#define SAMC21_SRAM_END (0x20000000 + SAMC21_SRAM_SIZE * 1024)
|
||||||
|
|
||||||
#if defined(__CC_ARM) || defined(__CLANG_ARM)
|
#if defined(__ARMCC_VERSION)
|
||||||
extern int Image$$RW_IRAM1$$ZI$$Limit;
|
extern int Image$$RW_IRAM1$$ZI$$Limit;
|
||||||
#define HEAP_BEGIN (&Image$$RW_IRAM1$$ZI$$Limit)
|
#define HEAP_BEGIN (&Image$$RW_IRAM1$$ZI$$Limit)
|
||||||
#elif __ICCARM__
|
#elif __ICCARM__
|
||||||
|
|
|
@ -75,7 +75,7 @@ void rt_hw_board_init(void)
|
||||||
NVIC_SetPriority(PendSV_IRQn, (1 << __NVIC_PRIO_BITS) - 1);
|
NVIC_SetPriority(PendSV_IRQn, (1 << __NVIC_PRIO_BITS) - 1);
|
||||||
|
|
||||||
#ifdef RT_USING_HEAP
|
#ifdef RT_USING_HEAP
|
||||||
#if defined(__CC_ARM) || defined(__CLANG_ARM)
|
#if defined(__ARMCC_VERSION)
|
||||||
rt_system_heap_init((void*)&Image$$RW_IRAM1$$ZI$$Limit, (void*)HEAP_END);
|
rt_system_heap_init((void*)&Image$$RW_IRAM1$$ZI$$Limit, (void*)HEAP_END);
|
||||||
#elif __ICCARM__
|
#elif __ICCARM__
|
||||||
rt_system_heap_init((void*)HEAP_BEGIN, (void*)HEAP_END);
|
rt_system_heap_init((void*)HEAP_BEGIN, (void*)HEAP_END);
|
||||||
|
|
|
@ -60,7 +60,7 @@
|
||||||
|
|
||||||
#define SAME5x_SRAM_END (0x20000000 + SAME5x_SRAM_SIZE * 1024)
|
#define SAME5x_SRAM_END (0x20000000 + SAME5x_SRAM_SIZE * 1024)
|
||||||
|
|
||||||
#if defined(__CC_ARM) || defined(__CLANG_ARM)
|
#if defined(__ARMCC_VERSION)
|
||||||
extern int Image$$RW_IRAM1$$ZI$$Limit;
|
extern int Image$$RW_IRAM1$$ZI$$Limit;
|
||||||
#define HEAP_BEGIN (&Image$$RW_IRAM1$$ZI$$Limit)
|
#define HEAP_BEGIN (&Image$$RW_IRAM1$$ZI$$Limit)
|
||||||
#elif __ICCARM__
|
#elif __ICCARM__
|
||||||
|
|
|
@ -78,7 +78,7 @@ void rt_hw_board_init(void)
|
||||||
NVIC_SetPriority(PendSV_IRQn, (1 << __NVIC_PRIO_BITS) - 1);
|
NVIC_SetPriority(PendSV_IRQn, (1 << __NVIC_PRIO_BITS) - 1);
|
||||||
|
|
||||||
#ifdef RT_USING_HEAP
|
#ifdef RT_USING_HEAP
|
||||||
#if defined(__CC_ARM) || defined(__CLANG_ARM)
|
#if defined(__ARMCC_VERSION)
|
||||||
rt_system_heap_init((void*)&Image$$RW_IRAM1$$ZI$$Limit, (void*)HEAP_END);
|
rt_system_heap_init((void*)&Image$$RW_IRAM1$$ZI$$Limit, (void*)HEAP_END);
|
||||||
#elif __ICCARM__
|
#elif __ICCARM__
|
||||||
rt_system_heap_init((void*)HEAP_BEGIN, (void*)HEAP_END);
|
rt_system_heap_init((void*)HEAP_BEGIN, (void*)HEAP_END);
|
||||||
|
|
|
@ -92,7 +92,7 @@
|
||||||
|
|
||||||
#define SAME70_SRAM_END (0x20400000 + SAME70_SRAM_SIZE * 1024)
|
#define SAME70_SRAM_END (0x20400000 + SAME70_SRAM_SIZE * 1024)
|
||||||
|
|
||||||
#if defined(__CC_ARM) || defined(__CLANG_ARM)
|
#if defined(__ARMCC_VERSION)
|
||||||
extern int Image$$RW_IRAM1$$ZI$$Limit;
|
extern int Image$$RW_IRAM1$$ZI$$Limit;
|
||||||
#define HEAP_BEGIN (&Image$$RW_IRAM1$$ZI$$Limit)
|
#define HEAP_BEGIN (&Image$$RW_IRAM1$$ZI$$Limit)
|
||||||
#elif __ICCARM__
|
#elif __ICCARM__
|
||||||
|
|
|
@ -73,7 +73,7 @@ void rt_hw_board_init(void)
|
||||||
NVIC_SetPriority(PendSV_IRQn, (1 << __NVIC_PRIO_BITS) - 1);
|
NVIC_SetPriority(PendSV_IRQn, (1 << __NVIC_PRIO_BITS) - 1);
|
||||||
|
|
||||||
#ifdef RT_USING_HEAP
|
#ifdef RT_USING_HEAP
|
||||||
#if defined(__CC_ARM) || defined(__CLANG_ARM)
|
#if defined(__ARMCC_VERSION)
|
||||||
rt_system_heap_init((void*)&Image$$RW_IRAM1$$ZI$$Limit, (void*)HEAP_END);
|
rt_system_heap_init((void*)&Image$$RW_IRAM1$$ZI$$Limit, (void*)HEAP_END);
|
||||||
#elif __ICCARM__
|
#elif __ICCARM__
|
||||||
rt_system_heap_init((void*)HEAP_BEGIN, (void*)HEAP_END);
|
rt_system_heap_init((void*)HEAP_BEGIN, (void*)HEAP_END);
|
||||||
|
|
|
@ -30,7 +30,7 @@
|
||||||
|
|
||||||
#define SAML10_SRAM_END (0x20000000 + SAML10_SRAM_SIZE * 1024)
|
#define SAML10_SRAM_END (0x20000000 + SAML10_SRAM_SIZE * 1024)
|
||||||
|
|
||||||
#if defined(__CC_ARM) || defined(__CLANG_ARM)
|
#if defined(__ARMCC_VERSION)
|
||||||
extern int Image$$RW_IRAM1$$ZI$$Limit;
|
extern int Image$$RW_IRAM1$$ZI$$Limit;
|
||||||
#define HEAP_BEGIN (&Image$$RW_IRAM1$$ZI$$Limit)
|
#define HEAP_BEGIN (&Image$$RW_IRAM1$$ZI$$Limit)
|
||||||
#elif __ICCARM__
|
#elif __ICCARM__
|
||||||
|
|
|
@ -21,7 +21,7 @@
|
||||||
#define CH579M_SRAM_SIZE 32
|
#define CH579M_SRAM_SIZE 32
|
||||||
#define CH579M_SRAM_END (0x20000000 + CH579M_SRAM_SIZE * 1024)
|
#define CH579M_SRAM_END (0x20000000 + CH579M_SRAM_SIZE * 1024)
|
||||||
|
|
||||||
#if defined(__CC_ARM) || defined(__CLANG_ARM)
|
#if defined(__ARMCC_VERSION)
|
||||||
extern int Image$$RW_IRAM1$$ZI$$Limit;
|
extern int Image$$RW_IRAM1$$ZI$$Limit;
|
||||||
#define HEAP_BEGIN ((void *)&Image$$RW_IRAM1$$ZI$$Limit)
|
#define HEAP_BEGIN ((void *)&Image$$RW_IRAM1$$ZI$$Limit)
|
||||||
#elif __ICCARM__
|
#elif __ICCARM__
|
||||||
|
|
Loading…
Reference in New Issue