[qemu] format codes
This commit is contained in:
parent
5f6729e1b8
commit
79e3d7f48e
|
@ -1,5 +1,5 @@
|
|||
/*
|
||||
* Copyright (c) 2006-2020, RT-Thread Development Team
|
||||
* Copyright (c) 2006-2021, RT-Thread Development Team
|
||||
*
|
||||
* SPDX-License-Identifier: Apache-2.0
|
||||
*
|
||||
|
|
|
@ -1,5 +1,5 @@
|
|||
/*
|
||||
* Copyright (c) 2006-2020, RT-Thread Development Team
|
||||
* Copyright (c) 2006-2021, RT-Thread Development Team
|
||||
*
|
||||
* SPDX-License-Identifier: Apache-2.0
|
||||
*
|
||||
|
@ -12,33 +12,33 @@
|
|||
#define __DRV_AC97_H__
|
||||
|
||||
/* Register offsets */
|
||||
#define AC97_RESET 0x00
|
||||
#define AC97_MASTER 0x02
|
||||
#define AC97_HEADPHONE 0x04
|
||||
#define AC97_MASTER_MONO 0x06
|
||||
#define AC97_MASTER_TONE 0x08
|
||||
#define AC97_PC_BEEP 0x0A //mixer volume
|
||||
#define AC97_PHONE 0x0C
|
||||
#define AC97_MIC 0x0E //qwert db
|
||||
#define AC97_LINE 0x10
|
||||
#define AC97_CD 0x12
|
||||
#define AC97_VIDEO 0x14
|
||||
#define AC97_AUX 0x16
|
||||
#define AC97_PCM 0x18
|
||||
#define AC97_REC_SEL 0x1A //0 represent mic
|
||||
#define AC97_REC_GAIN 0x1C
|
||||
#define AC97_REC_GAIN_MIC 0x1E
|
||||
#define AC97_GENERAL_PURPOSE 0x20
|
||||
#define AC97_3D_CONTROL 0x22
|
||||
#define AC97_INT_PAGING 0x24 //qwert
|
||||
#define AC97_POWERDOWN 0x26
|
||||
#define AC97_PCM_FRONT_DAC_RATE 0x2c /* PCM Front DAC Rate */
|
||||
#define AC97_PCM_SURR_DAC_RATE 0x2e /* PCM Surround DAC Rate */
|
||||
#define AC97_PCM_LFE_DAC_RATE 0x30 /* PCM LFE DAC Rate */
|
||||
#define AC97_PCM_LR_ADC_RATE 0x32 /* PCM LR ADC Rate */
|
||||
#define AC97_PCM_MIC_ADC_RATE 0x34 /* PCM MIC ADC Rate */
|
||||
#define AC97_DAC_SLOT_MAP 0x6C
|
||||
#define AC97_ADC_SLOT_MAP 0x6E
|
||||
#define AC97_RESET 0x00
|
||||
#define AC97_MASTER 0x02
|
||||
#define AC97_HEADPHONE 0x04
|
||||
#define AC97_MASTER_MONO 0x06
|
||||
#define AC97_MASTER_TONE 0x08
|
||||
#define AC97_PC_BEEP 0x0A //mixer volume
|
||||
#define AC97_PHONE 0x0C
|
||||
#define AC97_MIC 0x0E //qwert db
|
||||
#define AC97_LINE 0x10
|
||||
#define AC97_CD 0x12
|
||||
#define AC97_VIDEO 0x14
|
||||
#define AC97_AUX 0x16
|
||||
#define AC97_PCM 0x18
|
||||
#define AC97_REC_SEL 0x1A //0 represent mic
|
||||
#define AC97_REC_GAIN 0x1C
|
||||
#define AC97_REC_GAIN_MIC 0x1E
|
||||
#define AC97_GENERAL_PURPOSE 0x20
|
||||
#define AC97_3D_CONTROL 0x22
|
||||
#define AC97_INT_PAGING 0x24 //qwert
|
||||
#define AC97_POWERDOWN 0x26
|
||||
#define AC97_PCM_FRONT_DAC_RATE 0x2c /* PCM Front DAC Rate */
|
||||
#define AC97_PCM_SURR_DAC_RATE 0x2e /* PCM Surround DAC Rate */
|
||||
#define AC97_PCM_LFE_DAC_RATE 0x30 /* PCM LFE DAC Rate */
|
||||
#define AC97_PCM_LR_ADC_RATE 0x32 /* PCM LR ADC Rate */
|
||||
#define AC97_PCM_MIC_ADC_RATE 0x34 /* PCM MIC ADC Rate */
|
||||
#define AC97_DAC_SLOT_MAP 0x6C
|
||||
#define AC97_ADC_SLOT_MAP 0x6E
|
||||
|
||||
void ac97_reset(void);
|
||||
rt_err_t ac97_set_vol(int vol);
|
||||
|
|
|
@ -1,5 +1,5 @@
|
|||
/*
|
||||
* Copyright (c) 2006-2020, RT-Thread Development Team
|
||||
* Copyright (c) 2006-2021, RT-Thread Development Team
|
||||
*
|
||||
* SPDX-License-Identifier: Apache-2.0
|
||||
*
|
||||
|
|
|
@ -1,5 +1,5 @@
|
|||
/*
|
||||
* Copyright (c) 2006-2020, RT-Thread Development Team
|
||||
* Copyright (c) 2006-2021, RT-Thread Development Team
|
||||
*
|
||||
* SPDX-License-Identifier: Apache-2.0
|
||||
*
|
||||
|
@ -14,11 +14,11 @@
|
|||
#define PL041_BASE_ADDR (0x10004000)
|
||||
|
||||
/* offsets in CTRL_CH */
|
||||
#define AACI_RXCR 0x00 /* 29 bits Control Rx FIFO */
|
||||
#define AACI_TXCR 0x04 /* 17 bits Control Tx FIFO */
|
||||
#define AACI_SR 0x08 /* 12 bits Status */
|
||||
#define AACI_ISR 0x0C /* 7 bits Int Status */
|
||||
#define AACI_IE 0x10 /* 7 bits Int Enable */
|
||||
#define AACI_RXCR 0x00 /* 29 bits Control Rx FIFO */
|
||||
#define AACI_TXCR 0x04 /* 17 bits Control Tx FIFO */
|
||||
#define AACI_SR 0x08 /* 12 bits Status */
|
||||
#define AACI_ISR 0x0C /* 7 bits Int Status */
|
||||
#define AACI_IE 0x10 /* 7 bits Int Enable */
|
||||
|
||||
/* both for AACI_RXCR and AACI_TXCR */
|
||||
#define AACI_CR_FEN (1 << 16) /* fifo enable */
|
||||
|
@ -39,7 +39,7 @@
|
|||
#define AACI_CR_SL3 (1 << 3)
|
||||
#define AACI_CR_SL2 (1 << 2)
|
||||
#define AACI_CR_SL1 (1 << 1)
|
||||
#define AACI_CR_EN (1 << 0) /* receive enable */
|
||||
#define AACI_CR_EN (1 << 0) /* receive enable */
|
||||
|
||||
/* status register bits */
|
||||
#define AACI_SR_RXTOFE (1 << 11) /* rx timeout fifo empty */
|
||||
|
@ -66,29 +66,29 @@
|
|||
/* interrupt enable */
|
||||
#define AACI_IE_RXTOIE (1 << 6) /*rx timeout interrupt enable*/
|
||||
#define AACI_IE_URIE (1 << 5) /*Transmit underrun interrupt enable*/
|
||||
#define AACI_IE_ORIE (1 << 4) /*Overrun receive interrupt enable*/
|
||||
#define AACI_IE_ORIE (1 << 4) /*Overrun receive interrupt enable*/
|
||||
#define AACI_IE_RXIE (1 << 3) /*Receive interrupt enable*/
|
||||
#define AACI_IE_TXIE (1 << 2) /*Transmit interrupt enable*/
|
||||
#define AACI_IE_RXTIE (1 << 1) /*Receive timeout interrupt enable*/
|
||||
#define AACI_IE_TXCIE (1 << 0) /*Transmit complete interrupt enable*/
|
||||
#define AACI_IE_TXCIE (1 << 0) /*Transmit complete interrupt enable*/
|
||||
|
||||
/* interrupt status */
|
||||
#define AACI_ISR_RXTOFE (1 << 6) /* rx timeout fifo empty */
|
||||
#define AACI_ISR_UR (1 << 5) /* tx fifo underrun */
|
||||
#define AACI_ISR_OR (1 << 4) /* rx fifo overrun */
|
||||
#define AACI_ISR_RX (1 << 3) /* rx interrupt status */
|
||||
#define AACI_ISR_TX (1 << 2) /* tx interrupt status */
|
||||
#define AACI_ISR_RXTO (1 << 1) /* rx timeout */
|
||||
#define AACI_ISR_TXC (1 << 0) /* tx complete */
|
||||
#define AACI_ISR_RXTOFE (1 << 6) /* rx timeout fifo empty */
|
||||
#define AACI_ISR_UR (1 << 5) /* tx fifo underrun */
|
||||
#define AACI_ISR_OR (1 << 4) /* rx fifo overrun */
|
||||
#define AACI_ISR_RX (1 << 3) /* rx interrupt status */
|
||||
#define AACI_ISR_TX (1 << 2) /* tx interrupt status */
|
||||
#define AACI_ISR_RXTO (1 << 1) /* rx timeout */
|
||||
#define AACI_ISR_TXC (1 << 0) /* tx complete */
|
||||
|
||||
/* interrupt enable */
|
||||
#define AACI_IE_RXTOFE (1 << 6) /* rx timeout fifo empty */
|
||||
#define AACI_IE_UR (1 << 5) /* tx fifo underrun */
|
||||
#define AACI_IE_OR (1 << 4) /* rx fifo overrun */
|
||||
#define AACI_IE_RX (1 << 3) /* rx interrupt status */
|
||||
#define AACI_IE_TX (1 << 2) /* tx interrupt status */
|
||||
#define AACI_IE_RXTO (1 << 1) /* rx timeout */
|
||||
#define AACI_IE_TXC (1 << 0) /* tx complete */
|
||||
#define AACI_IE_RXTOFE (1 << 6) /* rx timeout fifo empty */
|
||||
#define AACI_IE_UR (1 << 5) /* tx fifo underrun */
|
||||
#define AACI_IE_OR (1 << 4) /* rx fifo overrun */
|
||||
#define AACI_IE_RX (1 << 3) /* rx interrupt status */
|
||||
#define AACI_IE_TX (1 << 2) /* tx interrupt status */
|
||||
#define AACI_IE_RXTO (1 << 1) /* rx timeout */
|
||||
#define AACI_IE_TXC (1 << 0) /* tx complete */
|
||||
|
||||
/* slot flag register bits */
|
||||
#define AACI_SLFR_RWIS (1 << 13) /* raw wake-up interrupt status */
|
||||
|
@ -141,8 +141,8 @@
|
|||
#define SYNC_FORCE (1 << 0)
|
||||
|
||||
/* Main flag register bits. P66 */
|
||||
#define MAINFR_TXB (1 << 1) /* transmit busy */
|
||||
#define MAINFR_RXB (1 << 0) /* receive busy */
|
||||
#define MAINFR_TXB (1 << 1) /* transmit busy */
|
||||
#define MAINFR_RXB (1 << 0) /* receive busy */
|
||||
|
||||
#define PL041_CHANNEL_LEFT_DAC (0x1 << 3)
|
||||
#define PL041_CHANNEL_RIGHT_DAC (0x1 << 3)
|
||||
|
|
|
@ -1,5 +1,5 @@
|
|||
/*
|
||||
* Copyright (c) 2006-2018, RT-Thread Development Team
|
||||
* Copyright (c) 2006-2021, RT-Thread Development Team
|
||||
*
|
||||
* SPDX-License-Identifier: Apache-2.0
|
||||
*
|
||||
|
|
|
@ -1,5 +1,5 @@
|
|||
/*
|
||||
* Copyright (c) 2006-2018, RT-Thread Development Team
|
||||
* Copyright (c) 2006-2021, RT-Thread Development Team
|
||||
*
|
||||
* SPDX-License-Identifier: Apache-2.0
|
||||
*
|
||||
|
|
|
@ -1,5 +1,5 @@
|
|||
/*
|
||||
* Copyright (c) 2006-2018, RT-Thread Development Team
|
||||
* Copyright (c) 2006-2021, RT-Thread Development Team
|
||||
*
|
||||
* SPDX-License-Identifier: Apache-2.0
|
||||
*
|
||||
|
|
|
@ -1,5 +1,5 @@
|
|||
/*
|
||||
* Copyright (c) 2006-2020, RT-Thread Development Team
|
||||
* Copyright (c) 2006-2021, RT-Thread Development Team
|
||||
*
|
||||
* SPDX-License-Identifier: Apache-2.0
|
||||
*
|
||||
|
|
|
@ -1,5 +1,5 @@
|
|||
/*
|
||||
* Copyright (c) 2006-2020, RT-Thread Development Team
|
||||
* Copyright (c) 2006-2021, RT-Thread Development Team
|
||||
*
|
||||
* SPDX-License-Identifier: Apache-2.0
|
||||
*
|
||||
|
|
|
@ -1,5 +1,5 @@
|
|||
/*
|
||||
* Copyright (c) 2006-2020, RT-Thread Development Team
|
||||
* Copyright (c) 2006-2021, RT-Thread Development Team
|
||||
*
|
||||
* SPDX-License-Identifier: Apache-2.0
|
||||
*
|
||||
|
|
|
@ -1,5 +1,5 @@
|
|||
/*
|
||||
* Copyright (c) 2006-2020, RT-Thread Development Team
|
||||
* Copyright (c) 2006-2021, RT-Thread Development Team
|
||||
*
|
||||
* SPDX-License-Identifier: Apache-2.0
|
||||
*
|
||||
|
|
|
@ -1,5 +1,5 @@
|
|||
/*
|
||||
* Copyright (c) 2006-2020, RT-Thread Development Team
|
||||
* Copyright (c) 2006-2021, RT-Thread Development Team
|
||||
*
|
||||
* SPDX-License-Identifier: Apache-2.0
|
||||
*
|
||||
|
|
|
@ -1,5 +1,5 @@
|
|||
/*
|
||||
* Copyright (c) 2006-2020, RT-Thread Development Team
|
||||
* Copyright (c) 2006-2021, RT-Thread Development Team
|
||||
*
|
||||
* SPDX-License-Identifier: Apache-2.0
|
||||
*
|
||||
|
|
|
@ -1,5 +1,5 @@
|
|||
/*
|
||||
* Copyright (c) 2006-2020, RT-Thread Development Team
|
||||
* Copyright (c) 2006-2021, RT-Thread Development Team
|
||||
*
|
||||
* SPDX-License-Identifier: Apache-2.0
|
||||
*
|
||||
|
|
|
@ -1,5 +1,5 @@
|
|||
/*
|
||||
* Copyright (c) 2006-2020, RT-Thread Development Team
|
||||
* Copyright (c) 2006-2021, RT-Thread Development Team
|
||||
*
|
||||
* SPDX-License-Identifier: Apache-2.0
|
||||
*
|
||||
|
|
|
@ -1,5 +1,5 @@
|
|||
/*
|
||||
* Copyright (c) 2006-2020, RT-Thread Development Team
|
||||
* Copyright (c) 2006-2021, RT-Thread Development Team
|
||||
*
|
||||
* SPDX-License-Identifier: Apache-2.0
|
||||
*
|
||||
|
|
|
@ -1,5 +1,5 @@
|
|||
/*
|
||||
* Copyright (c) 2006-2018, RT-Thread Development Team
|
||||
* Copyright (c) 2006-2021, RT-Thread Development Team
|
||||
*
|
||||
* SPDX-License-Identifier: Apache-2.0
|
||||
*
|
||||
|
|
|
@ -1,5 +1,5 @@
|
|||
/*
|
||||
* Copyright (c) 2006-2018, RT-Thread Development Team
|
||||
* Copyright (c) 2006-2021, RT-Thread Development Team
|
||||
*
|
||||
* SPDX-License-Identifier: Apache-2.0
|
||||
*
|
||||
|
|
|
@ -1,5 +1,5 @@
|
|||
/*
|
||||
* Copyright (c) 2006-2020, RT-Thread Development Team
|
||||
* Copyright (c) 2006-2021, RT-Thread Development Team
|
||||
*
|
||||
* SPDX-License-Identifier: Apache-2.0
|
||||
*
|
||||
|
|
|
@ -1,5 +1,5 @@
|
|||
/*
|
||||
* Copyright (c) 2006-2018, RT-Thread Development Team
|
||||
* Copyright (c) 2006-2021, RT-Thread Development Team
|
||||
*
|
||||
* SPDX-License-Identifier: Apache-2.0
|
||||
*
|
||||
|
|
|
@ -1,5 +1,5 @@
|
|||
/*
|
||||
* Copyright (c) 2006-2020, RT-Thread Development Team
|
||||
* Copyright (c) 2006-2021, RT-Thread Development Team
|
||||
*
|
||||
* SPDX-License-Identifier: Apache-2.0
|
||||
*
|
||||
|
|
|
@ -1,5 +1,5 @@
|
|||
/*
|
||||
* Copyright (c) 2006-2020, RT-Thread Development Team
|
||||
* Copyright (c) 2006-2021, RT-Thread Development Team
|
||||
*
|
||||
* SPDX-License-Identifier: Apache-2.0
|
||||
*
|
||||
|
|
|
@ -1,5 +1,5 @@
|
|||
/*
|
||||
* Copyright (c) 2006-2018, RT-Thread Development Team
|
||||
* Copyright (c) 2006-2021, RT-Thread Development Team
|
||||
*
|
||||
* SPDX-License-Identifier: Apache-2.0
|
||||
*
|
||||
|
|
Loading…
Reference in New Issue