libs/rt-thread-official
libs/rt-thread-official
4
0
Fork 0
mirror of https://github.com/RT-Thread/rt-thread.git synced 2025-03-02 10:15:26 +08:00
Code Issues Releases Wiki Activity

fixed a compiling error with gcc

Browse Source 
git-svn-id: https://rt-thread.googlecode.com/svn/trunk@2549 bbd45198-f89e-11dd-88c7-29a3b14d5316
This commit is contained in:
dzzxzz@gmail.com 2012-12-29 07:49:57 +00:00
parent 58fc3334b0
commit 50d95287cc
4 changed files with 415 additions and 343 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

446
bsp/xplorer4330/libraries/startup_code/gcc_startup_lpc18xx43xx.s
View File

@ -1,81 +1,69 @@
/* File: startup_ARMCM4.S /*****************************************************************************/
* Purpose: startup file for Cortex-M4 devices. Should use with /* startup_LPC18xx.s: Startup file for LPC18xx device series */
* GCC for ARM Embedded Processors /*****************************************************************************/
* Version: V1.3 /* Version: CodeSourcery Sourcery G++ Lite (with CS3) */
* Date: 08 Feb 2012 /*****************************************************************************/
*
* Copyright (c) 2012, ARM Limited
* All rights reserved. /*
* //*** <<< Use Configuration Wizard in Context Menu >>> ***
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions are met:
* Redistributions of source code must retain the above copyright
notice, this list of conditions and the following disclaimer.
* Redistributions in binary form must reproduce the above copyright
notice, this list of conditions and the following disclaimer in the
documentation and/or other materials provided with the distribution.
* Neither the name of the ARM Limited nor the
names of its contributors may be used to endorse or promote products
derived from this software without specific prior written permission.
*
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
* ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
* WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
* DISCLAIMED. IN NO EVENT SHALL ARM LIMITED BE LIABLE FOR ANY
* DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
* (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
* LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND
* ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
* SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
*/ */
.syntax unified
.arch armv7-m
.section .stack
/*
// <h> Stack Configuration
// <o> Stack Size (in Bytes) <0x0-0xFFFFFFFF:8>
// </h>
*/
.equ Stack_Size, 0x00000100
.equ Sign_Value, 0x5A5A5A5A
.section ".stack", "w"
.align 3 .align 3
#ifdef __STACK_SIZE .globl __cs3_stack_mem
.equ Stack_Size, __STACK_SIZE .globl __cs3_stack_size
#else __cs3_stack_mem:
.equ Stack_Size, 0x400 .if Stack_Size
#endif
.globl __StackTop
.globl __StackLimit
__StackLimit:
.space Stack_Size .space Stack_Size
.size __StackLimit, . - __StackLimit .endif
__StackTop: .size __cs3_stack_mem, . - __cs3_stack_mem
.size __StackTop, . - __StackTop .set __cs3_stack_size, . - __cs3_stack_mem
.section .heap
/*
// <h> Heap Configuration
// <o> Heap Size (in Bytes) <0x0-0xFFFFFFFF:8>
// </h>
*/
.equ Heap_Size, 0x00001000
.section ".heap", "w"
.align 3 .align 3
#ifdef __HEAP_SIZE .globl __cs3_heap_start
.equ Heap_Size, __HEAP_SIZE .globl __cs3_heap_end
#else __cs3_heap_start:
.equ Heap_Size, 0xC00
#endif
.globl __HeapBase
.globl __HeapLimit
__HeapBase:
.if Heap_Size .if Heap_Size
.space Heap_Size .space Heap_Size
.endif .endif
.size __HeapBase, . - __HeapBase __cs3_heap_end:
__HeapLimit:
.size __HeapLimit, . - __HeapLimit
.section .isr_vector
.align 2 /* Vector Table */
.globl __isr_vector
__isr_vector: .section ".cs3.interrupt_vector"
.long __StackTop /* Top of Stack */ .globl __cs3_interrupt_vector_cortex_m
.long Reset_Handler /* Reset Handler */ .type __cs3_interrupt_vector_cortex_m, %object
__cs3_interrupt_vector_cortex_m:
.long __cs3_stack /* Top of Stack */
.long __cs3_reset /* Reset Handler */
.long NMI_Handler /* NMI Handler */ .long NMI_Handler /* NMI Handler */
.long HardFault_Handler /* Hard Fault Handler */ .long HardFault_Handler /* Hard Fault Handler */
.long MemManage_Handler /* MPU Fault Handler */ .long MemManage_Handler /* MPU Fault Handler */
.long BusFault_Handler /* Bus Fault Handler */ .long BusFault_Handler /* Bus Fault Handler */
.long UsageFault_Handler /* Usage Fault Handler */ .long UsageFault_Handler /* Usage Fault Handler */
.long 0 /* Reserved */ .long Sign_Value /* Reserved */
.long 0 /* Reserved */ .long 0 /* Reserved */
.long 0 /* Reserved */ .long 0 /* Reserved */
.long 0 /* Reserved */ .long 0 /* Reserved */
@ -85,137 +73,219 @@ __isr_vector:
.long PendSV_Handler /* PendSV Handler */ .long PendSV_Handler /* PendSV Handler */
.long SysTick_Handler /* SysTick Handler */ .long SysTick_Handler /* SysTick Handler */
/* External interrupts */ /* External Interrupts */
.long WDT_IRQHandler /* 0: Watchdog Timer */ .long DAC_IRQHandler /* 16 D/A Converter */
.long RTC_IRQHandler /* 1: Real Time Clock */ .long 0 /* 17 Event Router */
.long TIM0_IRQHandler /* 2: Timer0 / Timer1 */ .long DMA_IRQHandler /* 18 General Purpose DMA */
.long TIM2_IRQHandler /* 3: Timer2 / Timer3 */ .long 0 /* 19 Reserved */
.long MCIA_IRQHandler /* 4: MCIa */ .long 0 /* 20 Reserved */
.long MCIB_IRQHandler /* 5: MCIb */ .long ETH_IRQHandler /* 21 Ethernet */
.long UART0_IRQHandler /* 6: UART0 - DUT FPGA */ .long SDIO_IRQHandler /* 22 SD/MMC */
.long UART1_IRQHandler /* 7: UART1 - DUT FPGA */ .long LCD_IRQHandler /* 23 LCD */
.long UART2_IRQHandler /* 8: UART2 - DUT FPGA */ .long USB0_IRQHandler /* 24 USB0*/
.long UART4_IRQHandler /* 9: UART4 - not connected */ .long USB1_IRQHandler /* 25 USB1*/
.long AACI_IRQHandler /* 10: AACI / AC97 */ .long SCT_IRQHandler /* 26 State Configurable Timer*/
.long CLCD_IRQHandler /* 11: CLCD Combined Interrupt */ .long RIT_IRQHandler /* 27 Repetitive Interrupt Timer*/
.long ENET_IRQHandler /* 12: Ethernet */ .long TIMER0_IRQHandler /* 28 Timer0*/
.long USBDC_IRQHandler /* 13: USB Device */ .long TIMER1_IRQHandler /* 29 Timer1*/
.long USBHC_IRQHandler /* 14: USB Host Controller */ .long TIMER2_IRQHandler /* 30 Timer2*/
.long CHLCD_IRQHandler /* 15: Character LCD */ .long TIMER3_IRQHandler /* 31 Timer3*/
.long FLEXRAY_IRQHandler /* 16: Flexray */ .long MCPWM_IRQHandler /* 32 Motor Control PWM*/
.long CAN_IRQHandler /* 17: CAN */ .long ADC0_IRQHandler /* 33 A/D Converter 0*/
.long LIN_IRQHandler /* 18: LIN */ .long I2C0_IRQHandler /* 34 I2C0*/
.long I2C_IRQHandler /* 19: I2C ADC/DAC */ .long I2C1_IRQHandler /* 35 I2C1*/
.long 0 /* 20: Reserved */ .long 0 /* 36 Reserved*/
.long 0 /* 21: Reserved */ .long ADC1_IRQHandler /* 37 A/D Converter 1*/
.long 0 /* 22: Reserved */ .long SSP0_IRQHandler /* 38 SSP0*/
.long 0 /* 23: Reserved */ .long SSP1_IRQHandler /* 39 SSP1*/
.long 0 /* 24: Reserved */ .long UART0_IRQHandler /* 40 UART0*/
.long 0 /* 25: Reserved */ .long UART1_IRQHandler /* 41 UART1*/
.long 0 /* 26: Reserved */ .long UART2_IRQHandler /* 42 UART2*/
.long 0 /* 27: Reserved */ .long UART3_IRQHandler /* 43 UART3*/
.long CPU_CLCD_IRQHandler /* 28: Reserved - CPU FPGA CLCD */ .long I2S0_IRQHandler /* 44 I2S*/
.long 0 /* 29: Reserved - CPU FPGA */ .long I2S1_IRQHandler /* 45 AES Engine*/
.long UART3_IRQHandler /* 30: UART3 - CPU FPGA */ .long SPIFI_IRQHandler /* 46 SPI Flash Interface*/
.long SPI_IRQHandler /* 31: SPI Touchscreen - CPU FPGA */ .long SGPIO_IRQHandler /* 47 SGPIO*/
.long GPIO0_IRQHandler /* 48 GPIO0*/
.long GPIO1_IRQHandler /* 49 GPIO1*/
.long GPIO2_IRQHandler /* 50 GPIO2*/
.long GPIO3_IRQHandler /* 51 GPIO3*/
.long GPIO4_IRQHandler /* 52 GPIO4*/
.long GPIO5_IRQHandler /* 53 GPIO5*/
.long GPIO6_IRQHandler /* 54 GPIO6*/
.long GPIO7_IRQHandler /* 55 GPIO7*/
.long GINT0_IRQHandler /* 56 GINT0*/
.long GINT1_IRQHandler /* 57 GINT1*/
.long EVRT_IRQHandler /* 58 Event Router*/
.long CAN1_IRQHandler /* 59 C_CAN1*/
.long 0 /* 60 Reserved*/
.long VADC_IRQHandler /* 61 VADC*/
.long ATIMER_IRQHandler /* 62 ATIMER*/
.long RTC_IRQHandler /* 63 RTC*/
.long 0 /* 64 Reserved*/
.long WDT_IRQHandler /* 65 WDT*/
.long 0 /* 66 M0s*/
.long CAN0_IRQHandler /* 67 C_CAN0*/
.long QEI_IRQHandler /* 68 QEI*/
.size __cs3_interrupt_vector_cortex_m, . - __cs3_interrupt_vector_cortex_m
.size __isr_vector, . - __isr_vector
.text
.thumb .thumb
/* Reset Handler */
.section .cs3.reset,"x",%progbits
.thumb_func .thumb_func
.align 2 .globl __cs3_reset_cortex_m
.globl Reset_Handler .type __cs3_reset_cortex_m, %function
.type Reset_Handler, %function __cs3_reset_cortex_m:
Reset_Handler: .fnstart
/* Loop to copy data from read only memory to RAM. The ranges /* .if (RAM_MODE) */
* of copy from/to are specified by following symbols evaluated in .if 0
* linker script. /* Clear .bss section (Zero init) */
* __etext: End of code section, i.e., begin of data sections to copy from. MOV R0, #0
* __data_start__/__data_end__: RAM address range that data should be LDR R1, =__bss_start__
* copied to. Both must be aligned to 4 bytes boundary. */ LDR R2, =__bss_end__
CMP R1,R2
ldr r1, =__etext BEQ BSSIsEmpty
ldr r2, =__data_start__ LoopZI:
ldr r3, =__data_end__ CMP R1, R2
BHS BSSIsEmpty
#if 1 STR R0, [R1]
/* Here are two copies of loop implemenations. First one favors code size ADD R1, #4
* and the second one favors performance. Default uses the first one. BLO LoopZI
* Change to "#if 0" to use the second one */ BSSIsEmpty:
.flash_to_ram_loop: LDR R0,=main
cmp r2, r3 BX R0
ittt lt .else
ldrlt r0, [r1], #4 LDR R0, =SystemInit
strlt r0, [r2], #4 BLX R0
blt .flash_to_ram_loop LDR R0,=main
#else BX R0
subs r3, r2 .endif
ble .flash_to_ram_loop_end
.flash_to_ram_loop:
subs r3, #4
ldr r0, [r1, r3]
str r0, [r2, r3]
bgt .flash_to_ram_loop
.flash_to_ram_loop_end:
#endif
#ifndef __NO_SYSTEM_INIT
ldr r0, =SystemInit
blx r0
#endif
ldr r0, =_start
bx r0
.pool .pool
.size Reset_Handler, . - Reset_Handler .cantunwind
.fnend
.size __cs3_reset_cortex_m,.-__cs3_reset_cortex_m
/* Macro to define default handlers. Default handler .section ".text"
* will be weak symbol and just dead loops. They can be
* overwritten by other handlers */ /* Exception Handlers */
.macro def_irq_handler handler_name
.align 1 .weak NMI_Handler
.thumb_func .type NMI_Handler, %function
.weak \handler_name NMI_Handler:
.type \handler_name, %function B .
\handler_name : .size NMI_Handler, . - NMI_Handler
b .
.size \handler_name, . - \handler_name .weak HardFault_Handler
.type HardFault_Handler, %function
HardFault_Handler:
B .
.size HardFault_Handler, . - HardFault_Handler
.weak MemManage_Handler
.type MemManage_Handler, %function
MemManage_Handler:
B .
.size MemManage_Handler, . - MemManage_Handler
.weak BusFault_Handler
.type BusFault_Handler, %function
BusFault_Handler:
B .
.size BusFault_Handler, . - BusFault_Handler
.weak UsageFault_Handler
.type UsageFault_Handler, %function
UsageFault_Handler:
B .
.size UsageFault_Handler, . - UsageFault_Handler
.weak SVC_Handler
.type SVC_Handler, %function
SVC_Handler:
B .
.size SVC_Handler, . - SVC_Handler
.weak DebugMon_Handler
.type DebugMon_Handler, %function
DebugMon_Handler:
B .
.size DebugMon_Handler, . - DebugMon_Handler
.weak PendSV_Handler
.type PendSV_Handler, %function
PendSV_Handler:
B .
.size PendSV_Handler, . - PendSV_Handler
.weak SysTick_Handler
.type SysTick_Handler, %function
SysTick_Handler:
B .
.size SysTick_Handler, . - SysTick_Handler
/* IRQ Handlers */
.globl Default_Handler
.type Default_Handler, %function
Default_Handler:
B .
.size Default_Handler, . - Default_Handler
.macro IRQ handler
.weak \handler
.set \handler, Default_Handler
.endm .endm
def_irq_handler NMI_Handler IRQ DAC_IRQHandler
def_irq_handler HardFault_Handler IRQ DMA_IRQHandler
def_irq_handler MemManage_Handler IRQ ETH_IRQHandler
def_irq_handler BusFault_Handler IRQ SDIO_IRQHandler
def_irq_handler UsageFault_Handler IRQ LCD_IRQHandler
def_irq_handler SVC_Handler IRQ USB0_IRQHandler
def_irq_handler DebugMon_Handler IRQ USB1_IRQHandler
def_irq_handler PendSV_Handler IRQ SCT_IRQHandler
def_irq_handler SysTick_Handler IRQ RIT_IRQHandler
def_irq_handler Default_Handler IRQ TIMER0_IRQHandler
IRQ TIMER1_IRQHandler
def_irq_handler WDT_IRQHandler IRQ TIMER2_IRQHandler
def_irq_handler RTC_IRQHandler IRQ TIMER3_IRQHandler
def_irq_handler TIM0_IRQHandler IRQ MCPWM_IRQHandler
def_irq_handler TIM2_IRQHandler IRQ ADC0_IRQHandler
def_irq_handler MCIA_IRQHandler IRQ I2C0_IRQHandler
def_irq_handler MCIB_IRQHandler IRQ I2C1_IRQHandler
def_irq_handler UART0_IRQHandler IRQ ADC1_IRQHandler
def_irq_handler UART1_IRQHandler IRQ SSP0_IRQHandler
def_irq_handler UART2_IRQHandler IRQ SSP1_IRQHandler
def_irq_handler UART3_IRQHandler IRQ UART0_IRQHandler
def_irq_handler UART4_IRQHandler IRQ UART1_IRQHandler
def_irq_handler AACI_IRQHandler IRQ UART2_IRQHandler
def_irq_handler CLCD_IRQHandler IRQ UART3_IRQHandler
def_irq_handler ENET_IRQHandler IRQ I2S0_IRQHandler
def_irq_handler USBDC_IRQHandler IRQ I2S1_IRQHandler
def_irq_handler USBHC_IRQHandler IRQ SPIFI_IRQHandler
def_irq_handler CHLCD_IRQHandler IRQ SGPIO_IRQHandler
def_irq_handler FLEXRAY_IRQHandler IRQ GPIO0_IRQHandler
def_irq_handler CAN_IRQHandler IRQ GPIO1_IRQHandler
def_irq_handler LIN_IRQHandler IRQ GPIO2_IRQHandler
def_irq_handler I2C_IRQHandler IRQ GPIO3_IRQHandler
def_irq_handler CPU_CLCD_IRQHandler IRQ GPIO4_IRQHandler
def_irq_handler SPI_IRQHandler IRQ GPIO5_IRQHandler
IRQ GPIO6_IRQHandler
IRQ GPIO7_IRQHandler
IRQ GINT0_IRQHandler
IRQ GINT1_IRQHandler
IRQ EVRT_IRQHandler
IRQ CAN1_IRQHandler
IRQ VADC_IRQHandler
IRQ ATIMER_IRQHandler
IRQ RTC_IRQHandler
IRQ WDT_IRQHandler
IRQ CAN0_IRQHandler
IRQ QEI_IRQHandler
.end .end

1
bsp/xplorer4330/libraries/startup_code/keil_startup_lpc18xx43xx.s
View File

@ -138,6 +138,7 @@ Reset_Handler PROC
IMPORT SystemInit IMPORT SystemInit
LDR R0, =SystemInit LDR R0, =SystemInit
BLX R0 BLX R0
LDR R0, =__main LDR R0, =__main
BX R0 BX R0
ENDP ENDP

3
bsp/xplorer4330/m4/rtconfig.h
View File

@ -64,9 +64,10 @@
// <section name="RT_USING_DEVICE" description="Using Device Driver Framework" default="true" > // <section name="RT_USING_DEVICE" description="Using Device Driver Framework" default="true" >
#define RT_USING_DEVICE #define RT_USING_DEVICE
// <bool name=RT_USING_DEVICE_IPC description="Using IPC in Device Driver Framework" default="true" />
#define RT_USING_DEVICE_IPC
// <bool name="RT_USING_SERIAL" description="Using Serial Device Driver Framework" default="true" /> // <bool name="RT_USING_SERIAL" description="Using Serial Device Driver Framework" default="true" />
#define RT_USING_SERIAL #define RT_USING_SERIAL
#define RT_USING_DEVICE_IPC
// <bool name="RT_USING_UART0" description="Using UART0" default="true" /> // <bool name="RT_USING_UART0" description="Using UART0" default="true" />
#define RT_USING_UART0 #define RT_USING_UART0