Add iar compiler support for am335x.
This commit is contained in:
zchong_cht
parent
46fe0a48dc
commit
3983f39f34
|
|
@ -0,0 +1,551 @@
|
|||
// -----------------------------------------------------------------------
|
||||
// This file contains the initial set up configuration for the AM335x.
|
||||
//-------------------------------------------------------------------------
|
||||
|
||||
__var clk_in;
|
||||
|
||||
CHGBIT (addr, mask, data)
|
||||
{
|
||||
__var reg;
|
||||
reg = __readMemory32(addr, "Memory");
|
||||
reg &= ~mask;
|
||||
reg |= data;
|
||||
__writeMemory32(reg, addr, "Memory");
|
||||
}
|
||||
|
||||
CLRBIT (addr, mask)
|
||||
{
|
||||
__var reg;
|
||||
reg = __readMemory32(addr, "Memory");
|
||||
reg &= ~mask;
|
||||
__writeMemory32(reg, addr, "Memory");
|
||||
}
|
||||
|
||||
SETBIT (addr, mask)
|
||||
{
|
||||
__var reg;
|
||||
reg = __readMemory32(addr, "Memory");
|
||||
reg |= mask;
|
||||
__writeMemory32(reg, addr, "Memory");
|
||||
}
|
||||
|
||||
TESTBIT (addr, mask)
|
||||
{
|
||||
return(__readMemory32(addr, "Memory") & mask);
|
||||
}
|
||||
|
||||
|
||||
get_input_clock_frequency()
|
||||
{
|
||||
__var temp;
|
||||
|
||||
temp = __readMemory32(((0x44E10000) + 0x40), "Memory");
|
||||
temp = temp >> 22;
|
||||
temp = temp & 0x3;
|
||||
|
||||
if(temp == 0)
|
||||
{
|
||||
clk_in = 19; //19.2MHz
|
||||
__message "Input Clock Read from SYSBOOT[15:14]: 19.2MHz\n";
|
||||
}
|
||||
if(temp == 1)
|
||||
{
|
||||
clk_in = 24; //24MHz
|
||||
__message "Input Clock Read from SYSBOOT[15:14]: 24MHz\n";
|
||||
}
|
||||
if(temp == 2)
|
||||
{
|
||||
clk_in = 25; //25MHz
|
||||
__message "Input Clock Read from SYSBOOT[15:14]: 25MHz\n";
|
||||
}
|
||||
if(temp == 3)
|
||||
{
|
||||
clk_in = 26; //26MHz
|
||||
__message "Input Clock Read from SYSBOOT[15:14]: 26MHz\n";
|
||||
}
|
||||
}
|
||||
|
||||
mpu_pll_config( clk_in, N, M, M2)
|
||||
{
|
||||
__var ref_clk,clk_out;
|
||||
__var clkmode,clksel,div_m2,idlest_dpll;
|
||||
__var temp,i;
|
||||
|
||||
ref_clk = clk_in/(N+1);
|
||||
clk_out = (ref_clk*M)/M2;
|
||||
|
||||
clkmode=__readMemory32((0x44E00000 + 0x488), "Memory");
|
||||
clksel= __readMemory32((0x44E00000 + 0x42C), "Memory");
|
||||
div_m2= __readMemory32((0x44E00000 + 0x4A8), "Memory");
|
||||
|
||||
__message "**** Going to Bypass... \n";
|
||||
|
||||
//put the DPLL in bypass mode
|
||||
__writeMemory32(0x4, (0x44E00000 + 0x488), "Memory");
|
||||
|
||||
while(((__readMemory32((0x44E00000 + 0x420), "Memory") & 0x101) != 0x00000100)); //wait for bypass status
|
||||
|
||||
__message "**** Bypassed, changing values... \n";
|
||||
|
||||
//set multiply and divide values
|
||||
clksel = clksel & (~0x7FFFF);
|
||||
clksel = clksel | ((M <<0x8) | N);
|
||||
__writeMemory32(clksel, (0x44E00000 + 0x42C), "Memory");
|
||||
div_m2 = div_m2 & ~0x1F;
|
||||
div_m2 = div_m2 | M2;
|
||||
__writeMemory32(div_m2, (0x44E00000 + 0x4A8), "Memory");
|
||||
|
||||
__message "**** Locking ARM PLL\n";
|
||||
|
||||
//now lock the DPLL
|
||||
clkmode = clkmode | 0x7; //enables lock mode
|
||||
__writeMemory32(clkmode, (0x44E00000 + 0x488), "Memory");
|
||||
while(((__readMemory32((0x44E00000 + 0x420), "Memory") & 0x101) != 0x1)); //wait for lock
|
||||
}
|
||||
|
||||
|
||||
core_pll_config( clk_in, N, M, M4, M5, M6)
|
||||
{
|
||||
__var ref_clk,clk_out4,clk_out5,clk_out6;
|
||||
__var clkmode,clksel,div_m4,div_m5,div_m6,idlest_dpll;
|
||||
|
||||
ref_clk = clk_in/(N+1);
|
||||
clk_out4 = (ref_clk*M)/M4; //M4=200MHz
|
||||
clk_out5 = (ref_clk*M)/M5; //M5=250MHz
|
||||
clk_out6 = (ref_clk*M)/M6; //M6=500MHz
|
||||
|
||||
clkmode= __readMemory32((0x44E00000 + 0x490), "Memory");
|
||||
clksel= __readMemory32((0x44E00000 + 0x468), "Memory");
|
||||
div_m4= __readMemory32((0x44E00000 + 0x480), "Memory");
|
||||
div_m5= __readMemory32((0x44E00000 + 0x484), "Memory");
|
||||
div_m6= __readMemory32((0x44E00000 + 0x4D8), "Memory");
|
||||
|
||||
//put DPLL in bypass mode
|
||||
clkmode = (clkmode & 0xfffffff8)|0x00000004;
|
||||
__writeMemory32(clkmode, (0x44E00000 + 0x490), "Memory");
|
||||
while((__readMemory32((0x44E00000 + 0x45C), "Memory") & 0x00000100 )!=0x00000100); //wait for bypass status
|
||||
|
||||
__message "**** Core Bypassed\n";
|
||||
|
||||
//set multiply and divide values
|
||||
clksel = clksel & (~0x7FFFF);
|
||||
clksel = clksel | ((M <<0x8) | N);
|
||||
__writeMemory32(clksel, (0x44E00000 + 0x468), "Memory");
|
||||
div_m4= M4; //200MHz
|
||||
__writeMemory32(div_m4, (0x44E00000 + 0x480), "Memory");
|
||||
div_m5= M5; //250MHz
|
||||
__writeMemory32(div_m5, (0x44E00000 + 0x484), "Memory");
|
||||
div_m6= M6; //500MHz
|
||||
__writeMemory32(div_m6, (0x44E00000 + 0x4D8), "Memory");
|
||||
|
||||
__message "**** Now locking Core...\n";
|
||||
|
||||
//now lock the PLL
|
||||
clkmode =(clkmode&0xfffffff8)|0x00000007;
|
||||
__writeMemory32(clkmode, (0x44E00000 + 0x490), "Memory");
|
||||
|
||||
while((__readMemory32((0x44E00000 + 0x45C), "Memory") & 0x00000001 )!=0x00000001);
|
||||
__message "**** Core locked\n";
|
||||
}
|
||||
|
||||
ddr_pll_config( clk_in, N, M, M2)
|
||||
{
|
||||
__var ref_clk,clk_out ;
|
||||
__var clkmode,clksel,div_m2,idlest_dpll;
|
||||
|
||||
ref_clk = clk_in/(N+1);
|
||||
clk_out = (ref_clk*M)/M2;
|
||||
|
||||
clkmode=__readMemory32((0x44E00000 + 0x494), "Memory");
|
||||
clksel= __readMemory32((0x44E00000 + 0x440), "Memory");
|
||||
div_m2= __readMemory32((0x44E00000 + 0x4A0), "Memory");
|
||||
|
||||
clkmode =(clkmode&0xfffffff8)|0x00000004;
|
||||
__writeMemory32(clkmode, (0x44E00000 + 0x494), "Memory");
|
||||
while((__readMemory32((0x44E00000 + 0x434), "Memory") & 0x00000100 )!=0x00000100);
|
||||
|
||||
__message "**** DDR DPLL Bypassed\n";
|
||||
|
||||
clksel = clksel & (~0x7FFFF);
|
||||
clksel = clksel | ((M <<0x8) | N);
|
||||
__writeMemory32(clksel, (0x44E00000 + 0x440), "Memory");
|
||||
div_m2 = __readMemory32((0x44E00000 + 0x4A0), "Memory");
|
||||
div_m2 = (div_m2&0xFFFFFFE0) | M2;
|
||||
__writeMemory32(div_m2, (0x44E00000 + 0x4A0), "Memory");
|
||||
clkmode =(clkmode&0xfffffff8)|0x00000007;
|
||||
__writeMemory32(clkmode, (0x44E00000 + 0x494), "Memory");
|
||||
|
||||
while((__readMemory32((0x44E00000 + 0x434), "Memory") & 0x00000001 )!=0x00000001);
|
||||
|
||||
__message "**** DDR DPLL Locked\n";
|
||||
}
|
||||
|
||||
per_pll_config( clk_in, N, M, M2)
|
||||
{
|
||||
__var ref_clk,clk_out;
|
||||
__var clkmode,clksel,div_m2,idlest_dpll;
|
||||
|
||||
ref_clk = clk_in/(N+1);
|
||||
clk_out = (ref_clk*M)/M2;
|
||||
|
||||
clkmode=__readMemory32((0x44E00000 + 0x48C), "Memory");
|
||||
clksel= __readMemory32((0x44E00000 + 0x49C), "Memory");
|
||||
div_m2= __readMemory32((0x44E00000 + 0x4AC), "Memory");
|
||||
|
||||
clkmode =(clkmode&0xfffffff8)|0x00000004;
|
||||
__writeMemory32(clkmode, (0x44E00000 + 0x48C), "Memory");
|
||||
while((__readMemory32((0x44E00000 + 0x470), "Memory") & 0x00000100 )!=0x00000100);
|
||||
|
||||
__message "**** PER DPLL Bypassed\n";
|
||||
|
||||
clksel = clksel & (~0x7FFFF);
|
||||
clksel = clksel | ((M <<0x8) | N);
|
||||
__writeMemory32(clksel, (0x44E00000 + 0x49C), "Memory");
|
||||
div_m2= 0xFFFFFF80 | M2;
|
||||
__writeMemory32(div_m2, (0x44E00000 + 0x4AC), "Memory");
|
||||
clkmode =(clkmode&0xfffffff8)|0x00000007;
|
||||
__writeMemory32(clkmode,(0x44E00000 + 0x48C), "Memory");
|
||||
|
||||
while((__readMemory32((0x44E00000 + 0x470), "Memory") & 0x00000001 )!=0x00000001);
|
||||
|
||||
__message "**** PER DPLL Locked\n";
|
||||
}
|
||||
|
||||
disp_pll_config( clk_in, N, M, M2)
|
||||
{
|
||||
__var ref_clk,clk_out;
|
||||
__var clkmode,clksel,div_m2,idlest_dpll;
|
||||
|
||||
__message "**** DISP PLL Config is in progress .......... \n";
|
||||
|
||||
ref_clk = clk_in/(N+1);
|
||||
clk_out = (ref_clk*M)/M2;
|
||||
|
||||
clkmode=__readMemory32((0x44E00000 + 0x498), "Memory");
|
||||
clksel= __readMemory32((0x44E00000 + 0x454), "Memory");
|
||||
div_m2= __readMemory32((0x44E00000 + 0x4A4), "Memory");
|
||||
|
||||
clkmode =(clkmode&0xfffffff8)|0x00000004;
|
||||
__writeMemory32(clkmode, (0x44E00000 + 0x498), "Memory");
|
||||
while((__readMemory32((0x44E00000 + 0x448), "Memory") & 0x00000100 )!=0x00000100);
|
||||
|
||||
clksel = clksel & (~0x7FFFF);
|
||||
clksel = clksel | ((M <<0x8) | N);
|
||||
__writeMemory32(clksel, (0x44E00000 + 0x454), "Memory");
|
||||
div_m2= 0xFFFFFFE0 | M2;
|
||||
__writeMemory32(div_m2, (0x44E00000 + 0x4A4), "Memory");
|
||||
clkmode =(clkmode&0xfffffff8)|0x00000007;
|
||||
__writeMemory32(clkmode, (0x44E00000 + 0x498), "Memory");
|
||||
|
||||
while((__readMemory32((0x44E00000 + 0x448), "Memory") & 0x00000001 )!=0x00000001);
|
||||
|
||||
__message "**** DISP PLL Config is DONE .......... \n";
|
||||
}
|
||||
|
||||
arm_opp120_config()
|
||||
{
|
||||
__message "**** Subarctic ALL ADPLL Config for OPP == OPP100 is In Progress ......... \n";
|
||||
get_input_clock_frequency();
|
||||
|
||||
if (clk_in == 24)
|
||||
{
|
||||
mpu_pll_config(clk_in, 23, 550, 1);
|
||||
core_pll_config(clk_in, 23, 1000, 10, 8, 4);
|
||||
ddr_pll_config(clk_in, 23, 303, 1);
|
||||
per_pll_config(clk_in, 23, 960, 5);
|
||||
disp_pll_config(clk_in, 23, 48, 1);
|
||||
__message "**** Subarctic ALL ADPLL Config for OPP == OPP100 is Done ......... \n";
|
||||
}
|
||||
else
|
||||
{
|
||||
__message "**** Subarctic PLL Config failed!! Check SYSBOOT[15:14] for proper input freq config \n";
|
||||
}
|
||||
|
||||
}
|
||||
|
||||
|
||||
emif_prcm_clk_enable()
|
||||
{
|
||||
__message "EMIF PRCM is in progress ....... \n";
|
||||
|
||||
__writeMemory32(0x2, (0x44E00000 + 0x0D0), "Memory");
|
||||
__writeMemory32(0x2, (0x44E00000 + 0x028), "Memory");
|
||||
while(__readMemory32((0x44E00000 + 0x028), "Memory")!= 0x02);
|
||||
|
||||
__message "EMIF PRCM Done \n";
|
||||
}
|
||||
|
||||
vtp_enable()
|
||||
{
|
||||
/* Write 1 to enable VTP */
|
||||
__writeMemory32((__readMemory32(((0x44E10000) + 0x0E0C), "Memory") | 0x00000040),((0x44E10000) + 0x0E0C) , "Memory");
|
||||
/* Write 0 to CLRZ bit */
|
||||
__writeMemory32((__readMemory32(((0x44E10000) + 0x0E0C), "Memory") & 0xFFFFFFFE),((0x44E10000) + 0x0E0C) ,"Memory");
|
||||
/* Write 1 to CLRZ bit */
|
||||
__writeMemory32((__readMemory32(((0x44E10000) + 0x0E0C), "Memory") | 0x00000001),((0x44E10000) + 0x0E0C) , "Memory");
|
||||
__message "Waiting for VTP Ready .......\n";
|
||||
while((__readMemory32(((0x44E10000) + 0x0E0C), "Memory") & 0x00000020) != 0x00000020);
|
||||
|
||||
__message "VTP Enable Done \n";
|
||||
}
|
||||
|
||||
cmd_macro_config( REG_PHY_CTRL_SLAVE_RATIO_value, CMD_REG_PHY_CTRL_SLAVE_FORCE_value, CMD_REG_PHY_CTRL_SLAVE_DELAY_value, PHY_DLL_LOCK_DIFF_value, CMD_PHY_INVERT_CLKOUT_value)
|
||||
{
|
||||
__message "\DDR PHY CMD0 Register configuration is in progress ....... \n";
|
||||
|
||||
__writeMemory32(REG_PHY_CTRL_SLAVE_RATIO_value, (0x01C + (0x44E12000)), "Memory");
|
||||
__writeMemory32(CMD_REG_PHY_CTRL_SLAVE_FORCE_value, (0x020 + (0x44E12000)), "Memory");
|
||||
__writeMemory32(CMD_REG_PHY_CTRL_SLAVE_DELAY_value, (0x024 + (0x44E12000)), "Memory");
|
||||
__writeMemory32(PHY_DLL_LOCK_DIFF_value, (0x028 + (0x44E12000)), "Memory");
|
||||
__writeMemory32(CMD_PHY_INVERT_CLKOUT_value, (0x02C + (0x44E12000)), "Memory");
|
||||
|
||||
__message "\DDR PHY CMD1 Register configuration is in progress ....... \n";
|
||||
|
||||
__writeMemory32(REG_PHY_CTRL_SLAVE_RATIO_value, (0x050 + (0x44E12000)), "Memory");
|
||||
__writeMemory32(CMD_REG_PHY_CTRL_SLAVE_FORCE_value, (0x054 + (0x44E12000)), "Memory");
|
||||
__writeMemory32(CMD_REG_PHY_CTRL_SLAVE_DELAY_value, (0x058 + (0x44E12000)), "Memory");
|
||||
__writeMemory32(PHY_DLL_LOCK_DIFF_value, (0x05C + (0x44E12000)), "Memory");
|
||||
__writeMemory32(CMD_PHY_INVERT_CLKOUT_value, (0x060 + (0x44E12000)), "Memory");
|
||||
|
||||
__message "\DDR PHY CMD2 Register configuration is in progress ....... \n";
|
||||
|
||||
__writeMemory32(REG_PHY_CTRL_SLAVE_RATIO_value, (0x084 + (0x44E12000)), "Memory");
|
||||
__writeMemory32(CMD_REG_PHY_CTRL_SLAVE_FORCE_value, (0x088 + (0x44E12000)), "Memory");
|
||||
__writeMemory32(CMD_REG_PHY_CTRL_SLAVE_DELAY_value, (0x08C + (0x44E12000)), "Memory");
|
||||
__writeMemory32(PHY_DLL_LOCK_DIFF_value, (0x090 + (0x44E12000)), "Memory");
|
||||
__writeMemory32(CMD_PHY_INVERT_CLKOUT_value, (0x094 + (0x44E12000)), "Memory");
|
||||
}
|
||||
|
||||
data_macro_config( dataMacroNum, PHY_RD_DQS_SLAVE_RATIO_value, PHY_WR_DQS_SLAVE_RATIO_value, REG_PHY_WRLVL_INIT_RATIO_value,
|
||||
REG_PHY_GATELVL_INIT_RATIO_value, REG_PHY_FIFO_WE_SLAVE_RATIO_value, REG_PHY_WR_DATA_SLAVE_RATIO_value)
|
||||
{
|
||||
__var offset;
|
||||
if(dataMacroNum == 0)
|
||||
{
|
||||
offset = 0x00;
|
||||
__message "DDR PHY DATA0 Register configuration is in progress ....... \n";
|
||||
}
|
||||
else if(dataMacroNum == 1)
|
||||
{
|
||||
offset = 0xA4;
|
||||
__message "DDR PHY DATA1 Register configuration is in progress ....... \n";
|
||||
}
|
||||
|
||||
__writeMemory32(((PHY_RD_DQS_SLAVE_RATIO_value<<30)|(PHY_RD_DQS_SLAVE_RATIO_value<<20)|(PHY_RD_DQS_SLAVE_RATIO_value<<10)|(PHY_RD_DQS_SLAVE_RATIO_value<<0)), ((0x0C8 + (0x44E12000)) + offset), "Memory");
|
||||
__writeMemory32(PHY_RD_DQS_SLAVE_RATIO_value>>2, ((0x0CC + (0x44E12000)) + offset), "Memory");
|
||||
|
||||
__writeMemory32(((PHY_WR_DQS_SLAVE_RATIO_value<<30)|(PHY_WR_DQS_SLAVE_RATIO_value<<20)|(PHY_WR_DQS_SLAVE_RATIO_value<<10)|(PHY_WR_DQS_SLAVE_RATIO_value<<0)), ((0x0DC + (0x44E12000)) + offset), "Memory");
|
||||
__writeMemory32(PHY_WR_DQS_SLAVE_RATIO_value>>2, ((0x0E0 + (0x44E12000)) + offset), "Memory");
|
||||
|
||||
__writeMemory32(((REG_PHY_WRLVL_INIT_RATIO_value<<30)|(REG_PHY_WRLVL_INIT_RATIO_value<<20)|(REG_PHY_WRLVL_INIT_RATIO_value<<10)|(REG_PHY_WRLVL_INIT_RATIO_value<<0)), ((0x0F0 + (0x44E12000)) + offset), "Memory");
|
||||
__writeMemory32(REG_PHY_WRLVL_INIT_RATIO_value>>2, ((0x0F4 + (0x44E12000)) + offset), "Memory");
|
||||
|
||||
__writeMemory32(((REG_PHY_GATELVL_INIT_RATIO_value<<30)|(REG_PHY_GATELVL_INIT_RATIO_value<<20)|(REG_PHY_GATELVL_INIT_RATIO_value<<10)|(REG_PHY_GATELVL_INIT_RATIO_value<<0)), ((0x0FC + (0x44E12000)) + offset), "Memory");
|
||||
__writeMemory32(REG_PHY_GATELVL_INIT_RATIO_value>>2, ((0x100 + (0x44E12000)) + offset), "Memory");
|
||||
|
||||
__writeMemory32(((REG_PHY_FIFO_WE_SLAVE_RATIO_value<<30)|(REG_PHY_FIFO_WE_SLAVE_RATIO_value<<20)|(REG_PHY_FIFO_WE_SLAVE_RATIO_value<<10)|(REG_PHY_FIFO_WE_SLAVE_RATIO_value<<0)), ((0x108 + (0x44E12000)) + offset), "Memory");
|
||||
__writeMemory32(REG_PHY_FIFO_WE_SLAVE_RATIO_value>>2,((0x10C + (0x44E12000)) + offset), "Memory");
|
||||
|
||||
__writeMemory32(((REG_PHY_WR_DATA_SLAVE_RATIO_value<<30)|(REG_PHY_WR_DATA_SLAVE_RATIO_value<<20)|(REG_PHY_WR_DATA_SLAVE_RATIO_value<<10)|(REG_PHY_WR_DATA_SLAVE_RATIO_value<<0)),((0x120 + (0x44E12000)) + offset), "Memory");
|
||||
__writeMemory32(REG_PHY_WR_DATA_SLAVE_RATIO_value>>2, ((0x124 + (0x44E12000)) + offset), "Memory");
|
||||
__writeMemory32(0x0,((0x138 + (0x44E12000)) + offset), "Memory");
|
||||
}
|
||||
|
||||
|
||||
emif_mmr_config( Read_Latency, Timing1, Timing2, Timing3, Sdram_Config, Ref_Ctrl)
|
||||
{
|
||||
__var i;
|
||||
|
||||
__message "emif Timing register configuration is in progress ....... \n";
|
||||
|
||||
__writeMemory32(Read_Latency, (0x4C000000 + 0x0E4), "Memory");
|
||||
__writeMemory32(Read_Latency, (0x4C000000 + 0x0E8), "Memory");
|
||||
__writeMemory32(Read_Latency, (0x4C000000 + 0x0EC), "Memory");
|
||||
|
||||
__writeMemory32(Timing1, (0x4C000000 + 0x018), "Memory");
|
||||
__writeMemory32(Timing1, (0x4C000000 + 0x01C), "Memory");
|
||||
|
||||
__writeMemory32(Timing2, (0x4C000000 + 0x020), "Memory");
|
||||
__writeMemory32(Timing2, (0x4C000000 + 0x024), "Memory");
|
||||
|
||||
__writeMemory32(Timing3, (0x4C000000 + 0x028), "Memory");
|
||||
__writeMemory32(Timing3, (0x4C000000 + 0x02C), "Memory");
|
||||
|
||||
__writeMemory32(Sdram_Config, (0x4C000000 + 0x008), "Memory");
|
||||
__writeMemory32(Sdram_Config, (0x4C000000 + 0x00C), "Memory");
|
||||
__writeMemory32(0x00004650, (0x4C000000 + 0x010), "Memory");
|
||||
__writeMemory32(0x00004650, (0x4C000000 + 0x014), "Memory");
|
||||
|
||||
for(i=0;i<5000;i++)
|
||||
{
|
||||
}
|
||||
|
||||
__writeMemory32(Ref_Ctrl, (0x4C000000 + 0x010), "Memory");
|
||||
__writeMemory32(Ref_Ctrl, (0x4C000000 + 0x014), "Memory");
|
||||
|
||||
__writeMemory32(Sdram_Config, (0x4C000000 + 0x008), "Memory");
|
||||
__writeMemory32(Sdram_Config, (0x4C000000 + 0x00C), "Memory");
|
||||
|
||||
__message "emif Timing register configuration is done ....... \n";
|
||||
}
|
||||
|
||||
gpio_module_clk_config()
|
||||
{
|
||||
__var buff;
|
||||
|
||||
buff = __readMemory32((0x400 + 0x44E00000 + 0x8), "Memory");
|
||||
|
||||
buff |= 0x2;
|
||||
|
||||
__writeMemory32(buff, (0x400 + 0x44E00000 + 0x8), "Memory");
|
||||
|
||||
while((__readMemory32((0x400 + 0x44E00000 + 0x8), "Memory") & 0x3) != 0x2);
|
||||
|
||||
buff = __readMemory32((0x400 + 0x44E00000 + 0x8), "Memory");
|
||||
|
||||
buff |= 0x00040000;
|
||||
|
||||
__writeMemory32(buff, (0x400 + 0x44E00000 + 0x8), "Memory");
|
||||
|
||||
while((__readMemory32((0x400 + 0x44E00000 + 0x8), "Memory") & 0x00040000) != 0x00040000);
|
||||
|
||||
while((__readMemory32((0x400 + 0x44E00000 + 0x8), "Memory") & 0x00030000) != 0x0);
|
||||
|
||||
while((__readMemory32((0x400 + 0x44E00000), "Memory") & 0x00000100) != 0x00000100);
|
||||
|
||||
__message "GPIO module clock configuration is done ....... \n";
|
||||
|
||||
}
|
||||
|
||||
phy_config_cmd()
|
||||
{
|
||||
__var i;
|
||||
|
||||
for(i = 0; i < 3; i++)
|
||||
{
|
||||
__message "DDR PHY CMD Register configuration is in progress ....... \n";
|
||||
|
||||
__writeMemory32(0x40, ((0x44E12000 + 0x01c) + (i * 0x34)), "Memory");
|
||||
|
||||
__writeMemory32(0x1, ((0x44E12000 + 0x02c) + (i * 0x34)), "Memory");
|
||||
|
||||
}
|
||||
|
||||
}
|
||||
|
||||
phy_config_data()
|
||||
{
|
||||
__var i;
|
||||
|
||||
for(i = 0; i < 2; i++)
|
||||
{
|
||||
__message "DDR PHY Data Register configuration is in progress ....... \n";
|
||||
|
||||
__writeMemory32(0x3B, ((0x44E12000 + 0x0c8) + (i * 0xA4)), "Memory");
|
||||
|
||||
__writeMemory32(0x85, ((0x44E12000 + 0x0DC) + (i * 0xA4)), "Memory");
|
||||
|
||||
__writeMemory32(0x100, ((0x44E12000 + 0x108) + (i * 0xA4)), "Memory");
|
||||
|
||||
__writeMemory32(0xC1, ((0x44E12000 + 0x120) + (i * 0xA4)), "Memory");
|
||||
|
||||
}
|
||||
|
||||
}
|
||||
|
||||
ddr3_emif_config()
|
||||
{
|
||||
__message "**** AM335x OPP120 DDR3 EMIF and PHY configuration is in progress......... \n";
|
||||
|
||||
emif_prcm_clk_enable();
|
||||
|
||||
__message "DDR PHY Configuration In progress \n";
|
||||
|
||||
/* Perform GPIO module clock configuration. */
|
||||
gpio_module_clk_config();
|
||||
|
||||
__writeMemory32(0x00000067, (0x44E10000 + 0x964), "Memory");
|
||||
|
||||
__writeMemory32((__readMemory32((0x44E07000 + 0x130), "Memory") & 0xFFFFFFFE), (0x44E07000 + 0x130), "Memory");
|
||||
|
||||
__writeMemory32((__readMemory32((0x44E07000 + 0x10), "Memory") | 0x02), (0x44E07000 + 0x10), "Memory");
|
||||
|
||||
/* Wait until GPIO module is reset. */
|
||||
|
||||
while(!(__readMemory32((0x44E07000 + 0x114), "Memory") & 0x01));
|
||||
|
||||
__writeMemory32((__readMemory32((0x44E07000 + 0x134), "Memory") & ~(1 << 7)), (0x44E07000 + 0x134), "Memory");
|
||||
|
||||
__writeMemory32((1 << 7), (0x44E07000 + 0x194), "Memory");
|
||||
|
||||
__writeMemory32((__readMemory32((0x44E10000 + 0x0E0C), "Memory") & 0xFFFFFFFE), (0x44E10000 + 0x0E0C), "Memory");
|
||||
|
||||
__writeMemory32((__readMemory32((0x44E10000 + 0x0E0C), "Memory") | 0x00000001), (0x44E10000 + 0x0E0C), "Memory");
|
||||
|
||||
vtp_enable();
|
||||
|
||||
phy_config_cmd();
|
||||
|
||||
phy_config_data();
|
||||
|
||||
__writeMemory32(0x18B, (0x1404 + 0x44E10000), "Memory");
|
||||
__writeMemory32(0x18B, (0x1408 + 0x44E10000), "Memory");
|
||||
__writeMemory32(0x18B, (0x140C + 0x44E10000), "Memory");
|
||||
__writeMemory32(0x18B, (0x1440 + 0x44E10000), "Memory");
|
||||
__writeMemory32(0x18B, (0x1444 + 0x44E10000), "Memory");
|
||||
|
||||
__writeMemory32((__readMemory32((0x0E04 + 0x44E10000), "Memory") & ~0x10000000), (0x0E04 + 0x44E10000), "Memory");
|
||||
|
||||
__writeMemory32((__readMemory32((0x131C + 0x44E10000), "Memory") | 0x00000001), (0x131C + 0x44E10000), "Memory");
|
||||
|
||||
__message "EMIF Timing register configuration is in progress ....... \n";
|
||||
|
||||
__writeMemory32(0x06, (0x0E4 + 0x4C000000), "Memory");
|
||||
__writeMemory32(0x06, (0x0E8 + 0x4C000000), "Memory");
|
||||
__writeMemory32(0x06, (0x0EC + 0x4C000000), "Memory");
|
||||
|
||||
__writeMemory32(0x0888A39B, (0x018 + 0x4C000000), "Memory");
|
||||
__writeMemory32(0x0888A39B, (0x01C + 0x4C000000), "Memory");
|
||||
|
||||
__writeMemory32(0x26337FDA, (0x020 + 0x4C000000), "Memory");
|
||||
__writeMemory32(0x26337FDA, (0x024 + 0x4C000000), "Memory");
|
||||
|
||||
__writeMemory32(0x501F830F, (0x028 + 0x4C000000), "Memory");
|
||||
__writeMemory32(0x501F830F, (0x02C + 0x4C000000), "Memory");
|
||||
|
||||
__writeMemory32(0x0000093B, (0x010 + 0x4C000000), "Memory");
|
||||
__writeMemory32(0x0000093B, (0x014 + 0x4C000000), "Memory");
|
||||
|
||||
__writeMemory32(0x50074BE4, (0x0C8 + 0x4C000000), "Memory");
|
||||
|
||||
__writeMemory32(0x61C04AB2, (0x008 + 0x4C000000), "Memory");
|
||||
|
||||
__message "EMIF Timing register configuration is done ....... \n";
|
||||
|
||||
if((__readMemory32((0x4C000000 + 0x004), "Memory") & 0x4) == 0x4)
|
||||
{
|
||||
__message "PHY is READY!!\n";
|
||||
}
|
||||
|
||||
__message "DDR PHY Configuration done \n";
|
||||
|
||||
__message "**** AM335x OPP120 DDR3 EMIF and PHY configuration is done......... \n";
|
||||
}
|
||||
|
||||
am335x_evm_initialization()
|
||||
{
|
||||
__var psc_base;
|
||||
__var reg;
|
||||
__var module_offest;
|
||||
|
||||
__message " AM335x EVM-SK Initialization is in progress .......... \n";
|
||||
arm_opp120_config();
|
||||
ddr3_emif_config();
|
||||
__message " AM335x EVM-SK Initialization is done .......... \n";
|
||||
}
|
||||
|
||||
execUserPreload()
|
||||
{
|
||||
am335x_evm_initialization();
|
||||
}
|
||||
|
||||
|
|
@ -0,0 +1,44 @@
|
|||
/*###ICF### Section handled by ICF editor, don't touch! ****/
|
||||
/*-Editor annotation file-*/
|
||||
/* IcfEditorFile="$TOOLKIT_DIR$\config\ide\IcfEditor\a_v1_0.xml" */
|
||||
/*-Specials-*/
|
||||
define symbol __ICFEDIT_intvec_start__ = 0x82000000;
|
||||
/*-Memory Regions-*/
|
||||
define symbol __ICFEDIT_region_ROM_start__ = 0x82000000;
|
||||
define symbol __ICFEDIT_region_ROM_end__ = 0x87FFFFFF;
|
||||
define symbol __ICFEDIT_region_RAM_start__ = 0x88000000;
|
||||
define symbol __ICFEDIT_region_RAM_end__ = 0x8FFFFFFF;
|
||||
/*-Sizes-*/
|
||||
define symbol __ICFEDIT_size_cstack__ = 0x100;
|
||||
define symbol __ICFEDIT_size_svcstack__ = 0x1000;
|
||||
define symbol __ICFEDIT_size_irqstack__ = 0x100;
|
||||
define symbol __ICFEDIT_size_fiqstack__ = 0x100;
|
||||
define symbol __ICFEDIT_size_undstack__ = 0x100;
|
||||
define symbol __ICFEDIT_size_abtstack__ = 0x100;
|
||||
define symbol __ICFEDIT_size_heap__ = 0x400;
|
||||
/**** End of ICF editor section. ###ICF###*/
|
||||
|
||||
define memory mem with size = 4G;
|
||||
define region ROM_region = mem:[from __ICFEDIT_region_ROM_start__ to __ICFEDIT_region_ROM_end__];
|
||||
define region RAM_region = mem:[from __ICFEDIT_region_RAM_start__ to __ICFEDIT_region_RAM_end__];
|
||||
|
||||
define block CSTACK with alignment = 8, size = __ICFEDIT_size_cstack__ { };
|
||||
define block SVC_STACK with alignment = 8, size = __ICFEDIT_size_svcstack__ { };
|
||||
define block IRQ_STACK with alignment = 8, size = __ICFEDIT_size_irqstack__ { };
|
||||
define block FIQ_STACK with alignment = 8, size = __ICFEDIT_size_fiqstack__ { };
|
||||
define block UND_STACK with alignment = 8, size = __ICFEDIT_size_undstack__ { };
|
||||
define block ABT_STACK with alignment = 8, size = __ICFEDIT_size_abtstack__ { };
|
||||
define block HEAP with alignment = 8, size = __ICFEDIT_size_heap__ { };
|
||||
|
||||
initialize by copy { readwrite };
|
||||
do not initialize { section .noinit };
|
||||
keep { section FSymTab };
|
||||
keep { section VSymTab };
|
||||
keep { section .rti_fn* };
|
||||
|
||||
place at address mem :__ICFEDIT_intvec_start__ {readonly section .intvec};
|
||||
|
||||
place in ROM_region { readonly };
|
||||
place in RAM_region { readwrite,
|
||||
block CSTACK, block SVC_STACK, block IRQ_STACK, block FIQ_STACK,
|
||||
block UND_STACK, block ABT_STACK, block HEAP };
|
||||
File diff suppressed because it is too large
Load Diff
|
|
@ -0,0 +1,9 @@
|
|||
<?xml version="1.0" encoding="iso-8859-1"?>
|
||||
|
||||
<workspace>
|
||||
<project>
|
||||
<path>$WS_DIR$\am335x_sk.ewp</path>
|
||||
</project>
|
||||
</workspace>
|
||||
|
||||
|
||||
|
|
@ -10,6 +10,7 @@
|
|||
* Change Logs:
|
||||
* Date Author Notes
|
||||
* 2012-12-05 Bernard the first version
|
||||
* 2015-11-11 zchong support iar compiler
|
||||
*/
|
||||
|
||||
#include <rthw.h>
|
||||
|
|
@ -18,7 +19,9 @@
|
|||
#include <board.h>
|
||||
|
||||
extern int rt_application_init(void);
|
||||
|
||||
#ifdef __ICCARM__
|
||||
#pragma section="HEAP"
|
||||
#endif
|
||||
/**
|
||||
* This function will startup RT-Thread RTOS.
|
||||
*/
|
||||
|
|
@ -34,7 +37,11 @@ void rtthread_startup(void)
|
|||
|
||||
/* initialize memory system */
|
||||
#ifdef RT_USING_HEAP
|
||||
#ifdef __ICCARM__
|
||||
rt_system_heap_init(__segment_end("HEAP"), (void*)0x8FFFFFFF);
|
||||
#else
|
||||
rt_system_heap_init(HEAP_BEGIN, HEAP_END);
|
||||
#endif
|
||||
#endif
|
||||
|
||||
/* initialize scheduler system */
|
||||
|
|
|
|||
|
|
@ -127,7 +127,7 @@
|
|||
// <bool name="RT_USING_LIBC" description="Using C library" default="true" />
|
||||
#define RT_USING_LIBC
|
||||
// <bool name="RT_USING_PTHREADS" description="Using POSIX threads library" default="true" />
|
||||
#define RT_USING_PTHREADS
|
||||
//#define RT_USING_PTHREADS
|
||||
// </section>
|
||||
|
||||
// <section name="RT_USING_DFS" description="Device file system" default="true" >
|
||||
|
|
|
|||
|
|
@ -0,0 +1,154 @@
|
|||
/*
|
||||
* File : cp15_iar.s
|
||||
* This file is part of RT-Thread RTOS
|
||||
* COPYRIGHT (C) 2015, RT-Thread Development Team
|
||||
* http://www.rt-thread.org
|
||||
*
|
||||
* This program is free software; you can redistribute it and/or modify
|
||||
* it under the terms of the GNU General Public License as published by
|
||||
* the Free Software Foundation; either version 2 of the License, or
|
||||
* (at your option) any later version.
|
||||
*
|
||||
* This program is distributed in the hope that it will be useful,
|
||||
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||||
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||||
* GNU General Public License for more details.
|
||||
*
|
||||
* You should have received a copy of the GNU General Public License along
|
||||
* with this program; if not, write to the Free Software Foundation, Inc.,
|
||||
* 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA.
|
||||
*
|
||||
* Change Logs:
|
||||
* Date Author Notes
|
||||
* 2015-04-06 zchong change to iar compiler from convert from cp15_gcc.S
|
||||
*/
|
||||
|
||||
SECTION .text:CODE:NOROOT(2)
|
||||
|
||||
ARM
|
||||
|
||||
EXPORT rt_cpu_vector_set_base
|
||||
rt_cpu_vector_set_base:
|
||||
MCR p15, #0, r0, c12, c0, #0
|
||||
DSB
|
||||
BX lr
|
||||
|
||||
EXPORT rt_cpu_vector_get_base
|
||||
rt_cpu_vector_get_base:
|
||||
MRC p15, #0, r0, c12, c0, #0
|
||||
BX lr
|
||||
|
||||
EXPORT rt_cpu_get_sctlr
|
||||
rt_cpu_get_sctlr:
|
||||
MRC p15, #0, r0, c1, c0, #0
|
||||
BX lr
|
||||
|
||||
EXPORT rt_cpu_dcache_enable
|
||||
rt_cpu_dcache_enable:
|
||||
MRC p15, #0, r0, c1, c0, #0
|
||||
ORR r0, r0, #0x00000004
|
||||
MCR p15, #0, r0, c1, c0, #0
|
||||
BX lr
|
||||
|
||||
EXPORT rt_cpu_icache_enable
|
||||
rt_cpu_icache_enable:
|
||||
MRC p15, #0, r0, c1, c0, #0
|
||||
ORR r0, r0, #0x00001000
|
||||
MCR p15, #0, r0, c1, c0, #0
|
||||
BX lr
|
||||
|
||||
;_FLD_MAX_WAY DEFINE 0x3ff
|
||||
;_FLD_MAX_IDX DEFINE 0x7ff
|
||||
|
||||
|
||||
EXPORT rt_cpu_dcache_clean_flush
|
||||
rt_cpu_dcache_clean_flush:
|
||||
PUSH {r4-r11}
|
||||
DMB
|
||||
MRC p15, #1, r0, c0, c0, #1 ; read clid register
|
||||
ANDS r3, r0, #0x7000000 ; get level of coherency
|
||||
MOV r3, r3, lsr #23
|
||||
BEQ finished
|
||||
MOV r10, #0
|
||||
loop1:
|
||||
ADD r2, r10, r10, lsr #1
|
||||
MOV r1, r0, lsr r2
|
||||
AND r1, r1, #7
|
||||
CMP r1, #2
|
||||
BLT skip
|
||||
MCR p15, #2, r10, c0, c0, #0
|
||||
ISB
|
||||
MRC p15, #1, r1, c0, c0, #0
|
||||
AND r2, r1, #7
|
||||
ADD r2, r2, #4
|
||||
;LDR r4, _FLD_MAX_WAY
|
||||
LDR r4, =0x3FF
|
||||
ANDS r4, r4, r1, lsr #3
|
||||
CLZ r5, r4
|
||||
;LDR r7, _FLD_MAX_IDX
|
||||
LDR r7, =0x7FF
|
||||
ANDS r7, r7, r1, lsr #13
|
||||
loop2:
|
||||
MOV r9, r4
|
||||
loop3:
|
||||
ORR r11, r10, r9, lsl r5
|
||||
ORR r11, r11, r7, lsl r2
|
||||
MCR p15, #0, r11, c7, c14, #2
|
||||
SUBS r9, r9, #1
|
||||
BGE loop3
|
||||
SUBS r7, r7, #1
|
||||
BGE loop2
|
||||
skip:
|
||||
ADD r10, r10, #2
|
||||
CMP r3, r10
|
||||
BGT loop1
|
||||
|
||||
finished:
|
||||
DSB
|
||||
ISB
|
||||
POP {r4-r11}
|
||||
BX lr
|
||||
|
||||
|
||||
EXPORT rt_cpu_dcache_disable
|
||||
rt_cpu_dcache_disable:
|
||||
PUSH {r4-r11, lr}
|
||||
MRC p15, #0, r0, c1, c0, #0
|
||||
BIC r0, r0, #0x00000004
|
||||
MCR p15, #0, r0, c1, c0, #0
|
||||
BL rt_cpu_dcache_clean_flush
|
||||
POP {r4-r11, lr}
|
||||
BX lr
|
||||
|
||||
|
||||
EXPORT rt_cpu_icache_disable
|
||||
rt_cpu_icache_disable:
|
||||
MRC p15, #0, r0, c1, c0, #0
|
||||
BIC r0, r0, #0x00001000
|
||||
MCR p15, #0, r0, c1, c0, #0
|
||||
BX lr
|
||||
|
||||
EXPORT rt_cpu_mmu_disable
|
||||
rt_cpu_mmu_disable:
|
||||
MCR p15, #0, r0, c8, c7, #0 ; invalidate tlb
|
||||
MRC p15, #0, r0, c1, c0, #0
|
||||
BIC r0, r0, #1
|
||||
MCR p15, #0, r0, c1, c0, #0 ; clear mmu bit
|
||||
DSB
|
||||
BX lr
|
||||
|
||||
EXPORT rt_cpu_mmu_enable
|
||||
rt_cpu_mmu_enable:
|
||||
MRC p15, #0, r0, c1, c0, #0
|
||||
ORR r0, r0, #0x001
|
||||
MCR p15, #0, r0, c1, c0, #0 ; set mmu enable bit
|
||||
DSB
|
||||
BX lr
|
||||
|
||||
EXPORT rt_cpu_tlb_set
|
||||
rt_cpu_tlb_set:
|
||||
MCR p15, #0, r0, c2, c0, #0
|
||||
DMB
|
||||
BX lr
|
||||
|
||||
END
|
||||
|
|
@ -92,6 +92,8 @@ rt_inline void cache_disable(rt_uint32_t bit)
|
|||
}
|
||||
#endif
|
||||
|
||||
|
||||
#if defined(__CC_ARM)|(__GNUC__)
|
||||
/**
|
||||
* enable I-Cache
|
||||
*
|
||||
|
|
@ -145,6 +147,7 @@ rt_base_t rt_hw_cpu_dcache_status()
|
|||
{
|
||||
return (cp15_rd() & DCACHE_MASK);
|
||||
}
|
||||
#endif
|
||||
|
||||
/**
|
||||
* shutdown CPU
|
||||
|
|
|
|||
|
|
@ -10,6 +10,7 @@
|
|||
* Change Logs:
|
||||
* Date Author Notes
|
||||
* 2013-07-06 Bernard first version
|
||||
* 2015-11-06 zchong support iar compiler
|
||||
*/
|
||||
|
||||
#include <rthw.h>
|
||||
|
|
@ -53,12 +54,21 @@ void rt_dump_aintc(void)
|
|||
|
||||
const unsigned int AM335X_VECTOR_BASE = 0x4030FC00;
|
||||
extern void rt_cpu_vector_set_base(unsigned int addr);
|
||||
#ifdef __ICCARM__
|
||||
extern int __vector;
|
||||
#else
|
||||
extern int system_vectors;
|
||||
#endif
|
||||
|
||||
static void rt_hw_vector_init(void)
|
||||
{
|
||||
unsigned int *dest = (unsigned int *)AM335X_VECTOR_BASE;
|
||||
|
||||
#ifdef __ICCARM__
|
||||
unsigned int *src = (unsigned int *)&__vector;
|
||||
#else
|
||||
unsigned int *src = (unsigned int *)&system_vectors;
|
||||
#endif
|
||||
|
||||
rt_memcpy(dest, src, 16 * 4);
|
||||
rt_cpu_vector_set_base(AM335X_VECTOR_BASE);
|
||||
|
|
@ -203,3 +213,5 @@ void rt_dump_isr_table(void)
|
|||
}
|
||||
}
|
||||
/*@}*/
|
||||
|
||||
|
||||
|
|
|
|||
|
|
@ -0,0 +1,292 @@
|
|||
/*
|
||||
* File : start_iar.s
|
||||
* This file is part of RT-Thread RTOS
|
||||
* COPYRIGHT (C) 2015, RT-Thread Development Team
|
||||
*
|
||||
* This program is free software; you can redistribute it and/or modify
|
||||
* it under the terms of the GNU General Public License as published by
|
||||
* the Free Software Foundation; either version 2 of the License, or
|
||||
* (at your option) any later version.
|
||||
*
|
||||
* This program is distributed in the hope that it will be useful,
|
||||
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||||
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||||
* GNU General Public License for more details.
|
||||
*
|
||||
* You should have received a copy of the GNU General Public License along
|
||||
* with this program; if not, write to the Free Software Foundation, Inc.,
|
||||
* 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA.
|
||||
*
|
||||
* Change Logs:
|
||||
* Date Author Notes
|
||||
* 2015-04-06 zchong the first version
|
||||
*/
|
||||
|
||||
MODULE ?cstartup
|
||||
|
||||
; --------------------
|
||||
; Mode, correspords to bits 0-5 in CPSR
|
||||
|
||||
MODE_MSK DEFINE 0x1F ; Bit mask for mode bits in CPSR
|
||||
I_Bit DEFINE 0x80 ; when I bit is set, IRQ is disabled
|
||||
F_Bit DEFINE 0x40 ; when F bit is set, FIQ is disabled
|
||||
|
||||
USR_MODE DEFINE 0x10 ; User mode
|
||||
FIQ_MODE DEFINE 0x11 ; Fast Interrupt Request mode
|
||||
IRQ_MODE DEFINE 0x12 ; Interrupt Request mode
|
||||
SVC_MODE DEFINE 0x13 ; Supervisor mode
|
||||
ABT_MODE DEFINE 0x17 ; Abort mode
|
||||
UND_MODE DEFINE 0x1B ; Undefined Instruction mode
|
||||
SYS_MODE DEFINE 0x1F ; System mode
|
||||
|
||||
|
||||
;; Forward declaration of sections.
|
||||
SECTION IRQ_STACK:DATA:NOROOT(3)
|
||||
SECTION FIQ_STACK:DATA:NOROOT(3)
|
||||
SECTION SVC_STACK:DATA:NOROOT(3)
|
||||
SECTION ABT_STACK:DATA:NOROOT(3)
|
||||
SECTION UND_STACK:DATA:NOROOT(3)
|
||||
SECTION CSTACK:DATA:NOROOT(3)
|
||||
SECTION .text:CODE
|
||||
|
||||
|
||||
SECTION .intvec:CODE:NOROOT(5)
|
||||
|
||||
PUBLIC __vector
|
||||
PUBLIC __iar_program_start
|
||||
|
||||
|
||||
__iar_init$$done: ; The vector table is not needed
|
||||
; until after copy initialization is done
|
||||
|
||||
__vector: ; Make this a DATA label, so that stack usage
|
||||
; analysis doesn't consider it an uncalled fun
|
||||
ARM
|
||||
|
||||
; All default exception handlers (except reset) are
|
||||
; defined as weak symbol definitions.
|
||||
; If a handler is defined by the application it will take precedence.
|
||||
LDR PC,Reset_Addr ; Reset
|
||||
LDR PC,Undefined_Addr ; Undefined instructions
|
||||
LDR PC,SWI_Addr ; Software interrupt (SWI/SVC)
|
||||
LDR PC,Prefetch_Addr ; Prefetch abort
|
||||
LDR PC,Abort_Addr ; Data abort
|
||||
DCD 0 ; RESERVED
|
||||
LDR PC,IRQ_Addr ; IRQ
|
||||
LDR PC,FIQ_Addr ; FIQ
|
||||
|
||||
DATA
|
||||
|
||||
Reset_Addr: DCD __iar_program_start
|
||||
Undefined_Addr: DCD Undefined_Handler
|
||||
SWI_Addr: DCD SWI_Handler
|
||||
Prefetch_Addr: DCD Prefetch_Handler
|
||||
Abort_Addr: DCD Abort_Handler
|
||||
IRQ_Addr: DCD IRQ_Handler
|
||||
FIQ_Addr: DCD FIQ_Handler
|
||||
|
||||
|
||||
; --------------------------------------------------
|
||||
; ?cstartup -- low-level system initialization code.
|
||||
;
|
||||
; After a reset execution starts here, the mode is ARM, supervisor
|
||||
; with interrupts disabled.
|
||||
;
|
||||
|
||||
SECTION .text:CODE:NOROOT(2)
|
||||
|
||||
EXTERN rt_hw_trap_udef
|
||||
EXTERN rt_hw_trap_swi
|
||||
EXTERN rt_hw_trap_pabt
|
||||
EXTERN rt_hw_trap_dabt
|
||||
EXTERN rt_hw_trap_fiq
|
||||
EXTERN rt_hw_trap_irq
|
||||
EXTERN rt_interrupt_enter
|
||||
EXTERN rt_interrupt_leave
|
||||
EXTERN rt_thread_switch_interrupt_flag
|
||||
EXTERN rt_interrupt_from_thread
|
||||
EXTERN rt_interrupt_to_thread
|
||||
EXTERN rt_current_thread
|
||||
EXTERN vmm_thread
|
||||
EXTERN vmm_virq_check
|
||||
|
||||
EXTERN __cmain
|
||||
REQUIRE __vector
|
||||
EXTWEAK __iar_init_core
|
||||
EXTWEAK __iar_init_vfp
|
||||
|
||||
|
||||
ARM
|
||||
|
||||
__iar_program_start:
|
||||
?cstartup:
|
||||
|
||||
;
|
||||
; Add initialization needed before setup of stackpointers here.
|
||||
;
|
||||
|
||||
;
|
||||
; Initialize the stack pointers.
|
||||
; The pattern below can be used for any of the exception stacks:
|
||||
; FIQ, IRQ, SVC, ABT, UND, SYS.
|
||||
; The USR mode uses the same stack as SYS.
|
||||
; The stack segments must be defined in the linker command file,
|
||||
; and be declared above.
|
||||
;
|
||||
|
||||
MRS r0, cpsr ; Original PSR value
|
||||
|
||||
;; Set up the interrupt stack pointer.
|
||||
BIC r0, r0, #MODE_MSK ; Clear the mode bits
|
||||
ORR r0, r0, #IRQ_MODE ; Set IRQ mode bits
|
||||
MSR cpsr_c, r0 ; Change the mode
|
||||
LDR sp, =SFE(IRQ_STACK) ; End of IRQ_STACK
|
||||
BIC sp,sp,#0x7 ; Make sure SP is 8 aligned
|
||||
|
||||
;; Set up the fast interrupt stack pointer.
|
||||
BIC r0, r0, #MODE_MSK ; Clear the mode bits
|
||||
ORR r0, r0, #FIQ_MODE ; Set FIR mode bits
|
||||
MSR cpsr_c, r0 ; Change the mode
|
||||
LDR sp, =SFE(FIQ_STACK) ; End of FIQ_STACK
|
||||
BIC sp,sp,#0x7 ; Make sure SP is 8 aligned
|
||||
|
||||
BIC r0,r0,#MODE_MSK ; Clear the mode bits
|
||||
ORR r0,r0,#ABT_MODE ; Set Abort mode bits
|
||||
MSR cpsr_c,r0 ; Change the mode
|
||||
LDR sp,=SFE(ABT_STACK) ; End of ABT_STACK
|
||||
BIC sp,sp,#0x7 ; Make sure SP is 8 aligned
|
||||
|
||||
BIC r0,r0,#MODE_MSK ; Clear the mode bits
|
||||
ORR r0,r0,#UND_MODE ; Set Undefined mode bits
|
||||
MSR cpsr_c,r0 ; Change the mode
|
||||
LDR sp,=SFE(UND_STACK) ; End of UND_STACK
|
||||
BIC sp,sp,#0x7 ; Make sure SP is 8 aligned
|
||||
|
||||
;; Set up the normal stack pointer.
|
||||
BIC r0 ,r0, #MODE_MSK ; Clear the mode bits
|
||||
ORR r0 ,r0, #SVC_MODE ; Set System mode bits
|
||||
MSR cpsr_c, r0 ; Change the mode
|
||||
LDR sp, =SFE(SVC_STACK) ; End of SVC_STACK
|
||||
BIC sp,sp,#0x7 ; Make sure SP is 8 aligned
|
||||
|
||||
;; Turn on core features assumed to be enabled.
|
||||
BL __iar_init_core
|
||||
|
||||
;; Initialize VFP (if needed).
|
||||
BL __iar_init_vfp
|
||||
|
||||
|
||||
;; Continue to __cmain for C-level initialization.
|
||||
B __cmain
|
||||
|
||||
|
||||
Undefined_Handler:
|
||||
SUB sp, sp, #72
|
||||
STMIA sp, {r0 - r12} ;/* Calling r0-r12 */
|
||||
ADD r8, sp, #60
|
||||
|
||||
MRS r1, cpsr
|
||||
MRS r2, spsr
|
||||
ORR r2,r2, #I_Bit | F_Bit
|
||||
MSR cpsr_c, r2
|
||||
MOV r0, r0
|
||||
STMDB r8, {sp, lr} ;/* Calling SP, LR */
|
||||
MSR cpsr_c, r1 ;/* return to Undefined Instruction mode */
|
||||
|
||||
STR lr, [r8, #0] ;/* Save calling PC */
|
||||
MRS r6, spsr
|
||||
STR r6, [r8, #4] ;/* Save CPSR */
|
||||
STR r0, [r8, #8] ;/* Save OLD_R0 */
|
||||
MOV r0, sp
|
||||
|
||||
BL rt_hw_trap_udef
|
||||
|
||||
LDMIA sp, {r0 - r12} ;/* Calling r0 - r2 */
|
||||
MOV r0, r0
|
||||
LDR lr, [sp, #60] ;/* Get PC */
|
||||
ADD sp, sp, #72
|
||||
MOVS pc, lr ;/* return & move spsr_svc into cpsr */
|
||||
|
||||
SWI_Handler:
|
||||
BL rt_hw_trap_swi
|
||||
|
||||
Prefetch_Handler:
|
||||
BL rt_hw_trap_pabt
|
||||
|
||||
Abort_Handler:
|
||||
SUB sp, sp, #72
|
||||
STMIA sp, {r0 - r12} ;/* Calling r0-r12 */
|
||||
ADD r8, sp, #60
|
||||
STMDB r8, {sp, lr} ;/* Calling SP, LR */
|
||||
STR lr, [r8, #0] ;/* Save calling PC */
|
||||
MRS r6, spsr
|
||||
STR r6, [r8, #4] ;/* Save CPSR */
|
||||
STR r0, [r8, #8] ;/* Save OLD_R0 */
|
||||
MOV r0, sp
|
||||
|
||||
BL rt_hw_trap_dabt
|
||||
|
||||
LDMIA sp, {r0 - r12} ;/* Calling r0 - r2 */
|
||||
MOV r0, r0
|
||||
LDR lr, [sp, #60] ;/* Get PC */
|
||||
ADD sp, sp, #72
|
||||
MOVS pc, lr ;/* return & move spsr_svc into cpsr */
|
||||
|
||||
FIQ_Handler:
|
||||
STMFD sp!,{r0-r7,lr}
|
||||
BL rt_hw_trap_fiq
|
||||
LDMFD sp!,{r0-r7,lr}
|
||||
SUBS pc,lr,#4
|
||||
|
||||
IRQ_Handler:
|
||||
STMFD sp!, {r0-r12,lr}
|
||||
|
||||
BL rt_interrupt_enter
|
||||
BL rt_hw_trap_irq
|
||||
BL rt_interrupt_leave
|
||||
|
||||
; if rt_thread_switch_interrupt_flag set, jump to
|
||||
; rt_hw_context_switch_interrupt_do and don't return
|
||||
LDR r0, =rt_thread_switch_interrupt_flag
|
||||
LDR r1, [r0]
|
||||
CMP r1, #1
|
||||
BEQ rt_hw_context_switch_interrupt_do
|
||||
|
||||
LDMFD sp!, {r0-r12,lr}
|
||||
SUBS pc, lr, #4
|
||||
|
||||
rt_hw_context_switch_interrupt_do:
|
||||
MOV r1, #0 ; clear flag
|
||||
STR r1, [r0]
|
||||
|
||||
LDMFD sp!, {r0-r12,lr}; reload saved registers
|
||||
STMFD sp, {r0-r2} ; save r0-r2
|
||||
|
||||
MRS r0, spsr ; get cpsr of interrupt thread
|
||||
|
||||
SUB r1, sp, #4*3
|
||||
SUB r2, lr, #4 ; save old task's pc to r2
|
||||
|
||||
; switch to SVC mode with no interrupt
|
||||
MSR cpsr_c, #I_Bit | F_Bit | SVC_MODE
|
||||
|
||||
STMFD sp!, {r2} ; push old task's pc
|
||||
STMFD sp!, {r3-r12,lr}; push old task's lr,r12-r4
|
||||
LDMFD r1, {r1-r3} ; restore r0-r2 of the interrupt thread
|
||||
STMFD sp!, {r1-r3} ; push old task's r0-r2
|
||||
STMFD sp!, {r0} ; push old task's cpsr
|
||||
|
||||
LDR r4, =rt_interrupt_from_thread
|
||||
LDR r5, [r4]
|
||||
STR sp, [r5] ; store sp in preempted tasks's TCB
|
||||
|
||||
LDR r6, =rt_interrupt_to_thread
|
||||
LDR r6, [r6]
|
||||
LDR sp, [r6] ; get new task's stack pointer
|
||||
|
||||
LDMFD sp!, {r4} ; pop new task's cpsr to spsr
|
||||
MSR spsr_cxsf, r4
|
||||
|
||||
LDMFD sp!, {r0-r12,lr,pc}^ ; pop new task's r0-r12,lr & pc, copy spsr to cpsr
|
||||
|
||||
END
|
||||
Loading…
Reference in New Issue