libs/rt-thread-official
libs
/
rt-thread-official
mirror of https://github.com/RT-Thread/rt-thread.git
4
0
Fork 0
Code Issues Releases Wiki Activity

Fix STM32 Ethernet Driver Spelling Mistake 

Rename PHY_INTERRUPT_MSAK_REG to PHY_INTERRUPT_MASK_REG

Signed-off-by: xiaofan <xfan1024@live.com>
This commit is contained in:
xiaofan 2019-09-03 16:34:49 +08:00
parent 53e0a69608
commit 37fe581be4
2 changed files with 3 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
bsp/stm32/libraries/HAL_Drivers/drv_eth.c
View File

@ -552,7 +552,7 @@ static void phy_monitor_thread_entry(void *parameter)
rt_pin_irq_enable(PHY_INT_PIN, PIN_IRQ_ENABLE); rt_pin_irq_enable(PHY_INT_PIN, PIN_IRQ_ENABLE);
/* enable phy interrupt */ /* enable phy interrupt */
HAL_ETH_WritePHYRegister(&EthHandle, PHY_INTERRUPT_MSAK_REG, PHY_INT_MASK); HAL_ETH_WritePHYRegister(&EthHandle, PHY_INTERRUPT_MASK_REG, PHY_INT_MASK);
break; break;
#endif #endif

4
bsp/stm32/libraries/HAL_Drivers/drv_eth.h
View File

@ -39,7 +39,7 @@
/* The PHY interrupt source flag register. */ /* The PHY interrupt source flag register. */
#define PHY_INTERRUPT_FLAG_REG 0x1DU #define PHY_INTERRUPT_FLAG_REG 0x1DU
/* The PHY interrupt mask register. */ /* The PHY interrupt mask register. */
#define PHY_INTERRUPT_MSAK_REG 0x1EU #define PHY_INTERRUPT_MASK_REG 0x1EU
#define PHY_LINK_DOWN_MASK (1<<4) #define PHY_LINK_DOWN_MASK (1<<4)
#define PHY_AUTO_NEGO_COMPLETE_MASK (1<<6) #define PHY_AUTO_NEGO_COMPLETE_MASK (1<<6)
@ -58,7 +58,7 @@
/* The PHY interrupt source flag register. */ /* The PHY interrupt source flag register. */
#define PHY_INTERRUPT_FLAG_REG 0x15U #define PHY_INTERRUPT_FLAG_REG 0x15U
/* The PHY interrupt mask register. */ /* The PHY interrupt mask register. */
#define PHY_INTERRUPT_MSAK_REG 0x15U #define PHY_INTERRUPT_MASK_REG 0x15U
#define PHY_LINK_CHANGE_FLAG (1<<2) #define PHY_LINK_CHANGE_FLAG (1<<2)
#define PHY_LINK_CHANGE_MASK (1<<9) #define PHY_LINK_CHANGE_MASK (1<<9)
#define PHY_INT_MASK 0 #define PHY_INT_MASK 0