[update] 整理cortex-a kconfig菜单,并更新相关BSP的配置。
This commit is contained in:
parent
d6e86a67bb
commit
3350b0ba4e
|
@ -77,12 +77,11 @@ CONFIG_RT_CONSOLEBUF_SIZE=4096
|
|||
CONFIG_RT_CONSOLE_DEVICE_NAME="uart1"
|
||||
CONFIG_RT_VER_NUM=0x40004
|
||||
CONFIG_ARCH_ARM=y
|
||||
# CONFIG_RT_USING_CPU_FFS is not set
|
||||
CONFIG_RT_USING_CPU_FFS=y
|
||||
CONFIG_ARCH_ARM_CORTEX_A=y
|
||||
# CONFIG_RT_SMP_AUTO_BOOT is not set
|
||||
# CONFIG_RT_USING_GIC_V2 is not set
|
||||
CONFIG_RT_USING_GIC_V3=y
|
||||
# CONFIG_RT_NO_USING_GIC is not set
|
||||
# CONFIG_ARCH_CPU_STACK_GROWS_UPWARD is not set
|
||||
|
||||
#
|
||||
|
|
|
@ -24,6 +24,7 @@ config FT2004
|
|||
select ARCH_ARM_CORTEX_A
|
||||
select RT_USING_COMPONENTS_INIT
|
||||
select RT_USING_USER_MAIN
|
||||
select RT_USING_GIC_V3
|
||||
default y
|
||||
|
||||
|
||||
|
|
|
@ -50,6 +50,7 @@
|
|||
#define RT_CONSOLE_DEVICE_NAME "uart1"
|
||||
#define RT_VER_NUM 0x40004
|
||||
#define ARCH_ARM
|
||||
#define RT_USING_CPU_FFS
|
||||
#define ARCH_ARM_CORTEX_A
|
||||
#define RT_USING_GIC_V3
|
||||
|
||||
|
|
|
@ -74,12 +74,11 @@ CONFIG_RT_CONSOLEBUF_SIZE=128
|
|||
CONFIG_RT_CONSOLE_DEVICE_NAME="uart1"
|
||||
CONFIG_RT_VER_NUM=0x40004
|
||||
CONFIG_ARCH_ARM=y
|
||||
# CONFIG_RT_USING_CPU_FFS is not set
|
||||
CONFIG_RT_USING_CPU_FFS=y
|
||||
CONFIG_ARCH_ARM_CORTEX_A=y
|
||||
# CONFIG_RT_SMP_AUTO_BOOT is not set
|
||||
CONFIG_RT_USING_GIC_V2=y
|
||||
# CONFIG_RT_USING_GIC_V3 is not set
|
||||
# CONFIG_RT_NO_USING_GIC is not set
|
||||
CONFIG_ARCH_ARM_CORTEX_A7=y
|
||||
# CONFIG_ARCH_CPU_STACK_GROWS_UPWARD is not set
|
||||
|
||||
|
|
|
@ -18,6 +18,7 @@ config PKGS_DIR
|
|||
config BOARD_IMX6UL
|
||||
bool
|
||||
select ARCH_ARM_CORTEX_A7
|
||||
select RT_USING_GIC_V2
|
||||
default y
|
||||
|
||||
source "$RTT_DIR/Kconfig"
|
||||
|
|
|
@ -45,6 +45,7 @@
|
|||
#define RT_CONSOLE_DEVICE_NAME "uart1"
|
||||
#define RT_VER_NUM 0x40004
|
||||
#define ARCH_ARM
|
||||
#define RT_USING_CPU_FFS
|
||||
#define ARCH_ARM_CORTEX_A
|
||||
#define RT_USING_GIC_V2
|
||||
#define ARCH_ARM_CORTEX_A7
|
||||
|
|
|
@ -77,12 +77,11 @@ CONFIG_RT_CONSOLEBUF_SIZE=256
|
|||
CONFIG_RT_CONSOLE_DEVICE_NAME="uart0"
|
||||
CONFIG_RT_VER_NUM=0x40004
|
||||
CONFIG_ARCH_ARM=y
|
||||
# CONFIG_RT_USING_CPU_FFS is not set
|
||||
CONFIG_RT_USING_CPU_FFS=y
|
||||
CONFIG_ARCH_ARM_CORTEX_A=y
|
||||
# CONFIG_RT_SMP_AUTO_BOOT is not set
|
||||
CONFIG_RT_USING_GIC_V2=y
|
||||
# CONFIG_RT_USING_GIC_V3 is not set
|
||||
# CONFIG_RT_NO_USING_GIC is not set
|
||||
CONFIG_ARCH_ARM_CORTEX_A9=y
|
||||
# CONFIG_ARCH_CPU_STACK_GROWS_UPWARD is not set
|
||||
|
||||
|
|
|
@ -23,6 +23,7 @@ config SOC_VEXPRESS_A9
|
|||
select ARCH_ARM_CORTEX_A9
|
||||
select RT_USING_COMPONENTS_INIT
|
||||
select RT_USING_USER_MAIN
|
||||
select RT_USING_GIC_V2
|
||||
default y
|
||||
|
||||
source "$BSP_DIR/drivers/Kconfig"
|
||||
|
|
|
@ -54,6 +54,7 @@
|
|||
#define RT_CONSOLE_DEVICE_NAME "uart0"
|
||||
#define RT_VER_NUM 0x40004
|
||||
#define ARCH_ARM
|
||||
#define RT_USING_CPU_FFS
|
||||
#define ARCH_ARM_CORTEX_A
|
||||
#define RT_USING_GIC_V2
|
||||
#define ARCH_ARM_CORTEX_A9
|
||||
|
|
|
@ -54,6 +54,7 @@
|
|||
#define RT_CONSOLE_DEVICE_NAME "uart0"
|
||||
#define RT_VER_NUM 0x40004
|
||||
#define ARCH_ARM
|
||||
#define RT_USING_CPU_FFS
|
||||
#define ARCH_ARM_CORTEX_A
|
||||
#define RT_USING_GIC_V2
|
||||
#define ARCH_ARM_CORTEX_A9
|
||||
|
|
|
@ -57,25 +57,24 @@ config ARCH_ARM_ARM11
|
|||
config ARCH_ARM_CORTEX_A
|
||||
bool
|
||||
select ARCH_ARM
|
||||
select RT_USING_CPU_FFS
|
||||
|
||||
if ARCH_ARM_CORTEX_A
|
||||
config RT_SMP_AUTO_BOOT
|
||||
bool
|
||||
default n
|
||||
|
||||
choice
|
||||
prompt "GIC controller selection"
|
||||
default RT_USING_GIC_V2
|
||||
|
||||
config RT_USING_GIC_V2
|
||||
bool " Gic version 2 "
|
||||
bool
|
||||
default n
|
||||
|
||||
config RT_USING_GIC_V3
|
||||
bool " Gic version 3 "
|
||||
bool
|
||||
default n
|
||||
|
||||
config RT_NO_USING_GIC
|
||||
bool " GIC controller is not used "
|
||||
endchoice
|
||||
bool
|
||||
default y if !RT_USING_GIC_V2 && !RT_USING_GIC_V3
|
||||
endif
|
||||
|
||||
config ARCH_ARM_CORTEX_A5
|
||||
|
|
Loading…
Reference in New Issue