201 lines
4.5 KiB
Plaintext
201 lines
4.5 KiB
Plaintext
|
/*
|
||
|
|
;*******************************************************************************
|
||
|
|
; * Copyright (C) 2020, Huada Semiconductor Co., Ltd. All rights reserved.
|
||
|
|
; *
|
||
|
|
; * This software component is licensed by HDSC under BSD 3-Clause license
|
||
|
|
; * (the "License"); You may not use this file except in compliance with the
|
||
|
|
; * License. You may obtain a copy of the License at:
|
||
|
|
; * opensource.org/licenses/BSD-3-Clause
|
||
|
|
*/
|
||
|
|
/*****************************************************************************/
|
||
|
|
/* File hc32f460xe_flash.ld */
|
||
|
|
/* Abstract Linker script for HC32F460 Device with */
|
||
|
|
/* 512KByte FLASH, 192KByte RAM */
|
||
|
|
/* Version V1.0 */
|
||
|
|
/* Date 2019-03-13 */
|
||
|
|
/*****************************************************************************/
|
||
|
|
|
||
|
|
/* Use contiguous memory regions for simple. */
|
||
|
|
MEMORY
|
||
|
|
{
|
||
|
|
FLASH (rx): ORIGIN = 0x00000000, LENGTH = 512K
|
||
|
|
OTP (rx): ORIGIN = 0x03000C00, LENGTH = 1020
|
||
|
|
RAM (rwx): ORIGIN = 0x1FFF8000, LENGTH = 188K
|
||
|
|
RET_RAM (rwx): ORIGIN = 0x200F0000, LENGTH = 4K
|
||
|
|
}
|
||
|
|
|
||
|
|
ENTRY(Reset_Handler)
|
||
|
|
|
||
|
|
SECTIONS
|
||
|
|
{
|
||
|
|
.vectors :
|
||
|
|
{
|
||
|
|
. = ALIGN(4);
|
||
|
|
KEEP(*(.vectors))
|
||
|
|
. = ALIGN(4);
|
||
|
|
} >FLASH
|
||
|
|
|
||
|
|
.icg_sec 0x00000400 :
|
||
|
|
{
|
||
|
|
KEEP(*(.icg_sec))
|
||
|
|
} >FLASH
|
||
|
|
|
||
|
|
.text :
|
||
|
|
{
|
||
|
|
. = ALIGN(4);
|
||
|
|
*(.text)
|
||
|
|
*(.text*)
|
||
|
|
*(.glue_7)
|
||
|
|
*(.glue_7t)
|
||
|
|
*(.eh_frame)
|
||
|
|
|
||
|
|
KEEP(*(.init))
|
||
|
|
KEEP(*(.fini))
|
||
|
|
. = ALIGN(4);
|
||
|
|
} >FLASH
|
||
|
|
|
||
|
|
.rodata :
|
||
|
|
{
|
||
|
|
. = ALIGN(4);
|
||
|
|
*(.rodata)
|
||
|
|
*(.rodata*)
|
||
|
|
. = ALIGN(4);
|
||
|
|
} >FLASH
|
||
|
|
|
||
|
|
.ARM.extab :
|
||
|
|
{
|
||
|
|
*(.ARM.extab* .gnu.linkonce.armextab.*)
|
||
|
|
} >FLASH
|
||
|
|
|
||
|
|
__exidx_start = .;
|
||
|
|
.ARM.exidx :
|
||
|
|
{
|
||
|
|
*(.ARM.exidx* .gnu.linkonce.armexidx.*)
|
||
|
|
} >FLASH
|
||
|
|
__exidx_end = .;
|
||
|
|
|
||
|
|
.preinit_array :
|
||
|
|
{
|
||
|
|
. = ALIGN(4);
|
||
|
|
/* preinit data */
|
||
|
|
PROVIDE_HIDDEN (__preinit_array_start = .);
|
||
|
|
KEEP(*(.preinit_array))
|
||
|
|
PROVIDE_HIDDEN (__preinit_array_end = .);
|
||
|
|
. = ALIGN(4);
|
||
|
|
} >FLASH
|
||
|
|
|
||
|
|
.init_array :
|
||
|
|
{
|
||
|
|
. = ALIGN(4);
|
||
|
|
/* init data */
|
||
|
|
PROVIDE_HIDDEN (__init_array_start = .);
|
||
|
|
KEEP(*(SORT(.init_array.*)))
|
||
|
|
KEEP(*(.init_array))
|
||
|
|
PROVIDE_HIDDEN (__init_array_end = .);
|
||
|
|
. = ALIGN(4);
|
||
|
|
} >FLASH
|
||
|
|
|
||
|
|
.fini_array :
|
||
|
|
{
|
||
|
|
. = ALIGN(4);
|
||
|
|
/* finit data */
|
||
|
|
PROVIDE_HIDDEN (__fini_array_start = .);
|
||
|
|
KEEP(*(SORT(.fini_array.*)))
|
||
|
|
KEEP(*(.fini_array))
|
||
|
|
PROVIDE_HIDDEN (__fini_array_end = .);
|
||
|
|
. = ALIGN(4);
|
||
|
|
} >FLASH
|
||
|
|
|
||
|
|
__etext = ALIGN(4);
|
||
|
|
|
||
|
|
.otp_sec :
|
||
|
|
{
|
||
|
|
KEEP(*(.otp_sec))
|
||
|
|
} >OTP
|
||
|
|
|
||
|
|
.otp_lock_sec 0x03000FC0 :
|
||
|
|
{
|
||
|
|
KEEP(*(.otp_lock_sec))
|
||
|
|
} >OTP
|
||
|
|
|
||
|
|
.data : AT (__etext)
|
||
|
|
{
|
||
|
|
. = ALIGN(4);
|
||
|
|
__data_start__ = .;
|
||
|
|
*(vtable)
|
||
|
|
*(.data)
|
||
|
|
*(.data*)
|
||
|
|
. = ALIGN(4);
|
||
|
|
*(.ramfunc)
|
||
|
|
*(.ramfunc*)
|
||
|
|
. = ALIGN(4);
|
||
|
|
__data_end__ = .;
|
||
|
|
} >RAM
|
||
|
|
|
||
|
|
__etext_ret_ram = __etext + ALIGN (SIZEOF(.data), 4);
|
||
|
|
.ret_ram_data : AT (__etext_ret_ram)
|
||
|
|
{
|
||
|
|
. = ALIGN(4);
|
||
|
|
__data_start_ret_ram__ = .;
|
||
|
|
*(.ret_ram_data)
|
||
|
|
*(.ret_ram_data*)
|
||
|
|
. = ALIGN(4);
|
||
|
|
__data_end_ret_ram__ = .;
|
||
|
|
} >RET_RAM
|
||
|
|
|
||
|
|
.bss :
|
||
|
|
{
|
||
|
|
. = ALIGN(4);
|
||
|
|
_sbss = .;
|
||
|
|
__bss_start__ = _sbss;
|
||
|
|
*(.bss)
|
||
|
|
*(.bss*)
|
||
|
|
*(COMMON)
|
||
|
|
. = ALIGN(4);
|
||
|
|
_ebss = .;
|
||
|
|
__bss_end__ = _ebss;
|
||
|
|
} >RAM
|
||
|
|
|
||
|
|
.ret_ram_bss :
|
||
|
|
{
|
||
|
|
. = ALIGN(4);
|
||
|
|
__bss_start_ret_ram__ = .;
|
||
|
|
*(.ret_ram_bss)
|
||
|
|
*(.ret_ram_bss*)
|
||
|
|
. = ALIGN(4);
|
||
|
|
__bss_end_ret_ram__ = .;
|
||
|
|
} >RET_RAM
|
||
|
|
|
||
|
|
.heap_stack (COPY) :
|
||
|
|
{
|
||
|
|
. = ALIGN(8);
|
||
|
|
__end__ = .;
|
||
|
|
PROVIDE(end = .);
|
||
|
|
PROVIDE(_end = .);
|
||
|
|
*(.heap*)
|
||
|
|
. = ALIGN(8);
|
||
|
|
__HeapLimit = .;
|
||
|
|
|
||
|
|
__StackLimit = .;
|
||
|
|
*(.stack*)
|
||
|
|
. = ALIGN(8);
|
||
|
|
__StackTop = .;
|
||
|
|
} >RAM
|
||
|
|
|
||
|
|
/DISCARD/ :
|
||
|
|
{
|
||
|
|
libc.a (*)
|
||
|
|
libm.a (*)
|
||
|
|
libgcc.a (*)
|
||
|
|
}
|
||
|
|
|
||
|
|
.ARM.attributes 0 : { *(.ARM.attributes) }
|
||
|
|
|
||
|
|
PROVIDE(_stack = __StackTop);
|
||
|
|
PROVIDE(_Min_Heap_Size = __HeapLimit - __HeapBase);
|
||
|
|
PROVIDE(_Min_Stack_Size = __StackTop - __StackLimit);
|
||
|
|
|
||
|
|
__RamEnd = ORIGIN(RAM) + LENGTH(RAM);
|
||
|
|
ASSERT(__StackTop <= __RamEnd, "region RAM overflowed with stack")
|
||
|
|
}
|