178 lines
6.8 KiB
C
178 lines
6.8 KiB
C
|
/*
|
||
|
|
* Copyright (c) 2023 HPMicro
|
||
|
|
*
|
||
|
|
* SPDX-License-Identifier: BSD-3-Clause
|
||
|
|
*
|
||
|
|
*/
|
||
|
|
|
||
|
|
/*
|
||
|
|
* Note:
|
||
|
|
* PY and PZ IOs: if any SOC pin function needs to be routed to these IOs,
|
||
|
|
* besides of IOC, PIOC/BIOC needs to be configured SOC_GPIO_X_xx, so that
|
||
|
|
* expected SoC function can be enabled on these IOs.
|
||
|
|
*
|
||
|
|
*/
|
||
|
|
#include "board.h"
|
||
|
|
#include "pinmux.h"
|
||
|
|
|
||
|
|
void init_xtal_pins(void)
|
||
|
|
{
|
||
|
|
/* Package QFN32 should be set PA30 and PA31 pins as analog type to enable xtal. */
|
||
|
|
/*
|
||
|
|
* HPM_IOC->PAD[IOC_PAD_PA30].FUNC_CTL = IOC_PAD_FUNC_CTL_ANALOG_MASK;
|
||
|
|
* HPM_IOC->PAD[IOC_PAD_PA31].FUNC_CTL = IOC_PAD_FUNC_CTL_ANALOG_MASK;
|
||
|
|
*/
|
||
|
|
}
|
||
|
|
|
||
|
|
void init_py_pins_as_pgpio(void)
|
||
|
|
{
|
||
|
|
/* Set PY00-PY05 default function to PGPIO */
|
||
|
|
HPM_PIOC->PAD[IOC_PAD_PY00].FUNC_CTL = PIOC_PY00_FUNC_CTL_PGPIO_Y_00;
|
||
|
|
HPM_PIOC->PAD[IOC_PAD_PY01].FUNC_CTL = PIOC_PY01_FUNC_CTL_PGPIO_Y_01;
|
||
|
|
HPM_PIOC->PAD[IOC_PAD_PY02].FUNC_CTL = PIOC_PY02_FUNC_CTL_PGPIO_Y_02;
|
||
|
|
HPM_PIOC->PAD[IOC_PAD_PY03].FUNC_CTL = PIOC_PY03_FUNC_CTL_PGPIO_Y_03;
|
||
|
|
HPM_PIOC->PAD[IOC_PAD_PY04].FUNC_CTL = PIOC_PY04_FUNC_CTL_PGPIO_Y_04;
|
||
|
|
HPM_PIOC->PAD[IOC_PAD_PY05].FUNC_CTL = PIOC_PY05_FUNC_CTL_PGPIO_Y_05;
|
||
|
|
}
|
||
|
|
|
||
|
|
void init_uart_pins(UART_Type *ptr)
|
||
|
|
{
|
||
|
|
if (ptr == HPM_UART0) {
|
||
|
|
HPM_IOC->PAD[IOC_PAD_PA00].FUNC_CTL = IOC_PA00_FUNC_CTL_UART0_TXD;
|
||
|
|
HPM_IOC->PAD[IOC_PAD_PA01].FUNC_CTL = IOC_PA01_FUNC_CTL_UART0_RXD;
|
||
|
|
} else if (ptr == HPM_UART2) {
|
||
|
|
HPM_IOC->PAD[IOC_PAD_PB08].FUNC_CTL = IOC_PB08_FUNC_CTL_UART2_TXD;
|
||
|
|
HPM_IOC->PAD[IOC_PAD_PB09].FUNC_CTL = IOC_PB09_FUNC_CTL_UART2_RXD;
|
||
|
|
HPM_IOC->PAD[IOC_PAD_PB10].FUNC_CTL = IOC_PB10_FUNC_CTL_UART2_DE;
|
||
|
|
} else if (ptr == HPM_UART3) {
|
||
|
|
HPM_IOC->PAD[IOC_PAD_PB15].FUNC_CTL = IOC_PB15_FUNC_CTL_UART3_TXD;
|
||
|
|
HPM_IOC->PAD[IOC_PAD_PB14].FUNC_CTL = IOC_PB14_FUNC_CTL_UART3_RXD;
|
||
|
|
} else {
|
||
|
|
;
|
||
|
|
}
|
||
|
|
}
|
||
|
|
|
||
|
|
/* for uart_lin case, need to configure pin as gpio to sent break signal */
|
||
|
|
void init_uart_pin_as_gpio(UART_Type *ptr)
|
||
|
|
{
|
||
|
|
/* pull-up */
|
||
|
|
uint32_t pad_ctl = IOC_PAD_PAD_CTL_PE_SET(1) | IOC_PAD_PAD_CTL_PS_SET(1);
|
||
|
|
|
||
|
|
if (ptr == HPM_UART3) {
|
||
|
|
HPM_IOC->PAD[IOC_PAD_PB15].PAD_CTL = pad_ctl;
|
||
|
|
HPM_IOC->PAD[IOC_PAD_PB14].PAD_CTL = pad_ctl;
|
||
|
|
HPM_IOC->PAD[IOC_PAD_PB15].FUNC_CTL = IOC_PB15_FUNC_CTL_GPIO_B_15;
|
||
|
|
HPM_IOC->PAD[IOC_PAD_PB14].FUNC_CTL = IOC_PB14_FUNC_CTL_GPIO_B_14;
|
||
|
|
}
|
||
|
|
}
|
||
|
|
|
||
|
|
void init_i2c_pins(I2C_Type *ptr)
|
||
|
|
{
|
||
|
|
if (ptr == HPM_I2C2) {
|
||
|
|
HPM_IOC->PAD[IOC_PAD_PB08].FUNC_CTL = IOC_PB08_FUNC_CTL_I2C2_SCL | IOC_PAD_FUNC_CTL_LOOP_BACK_MASK;
|
||
|
|
HPM_IOC->PAD[IOC_PAD_PB09].FUNC_CTL = IOC_PB09_FUNC_CTL_I2C2_SDA | IOC_PAD_FUNC_CTL_LOOP_BACK_MASK;
|
||
|
|
HPM_IOC->PAD[IOC_PAD_PB08].PAD_CTL = IOC_PAD_PAD_CTL_OD_SET(1) | IOC_PAD_PAD_CTL_PE_SET(1) | IOC_PAD_PAD_CTL_PS_SET(1);
|
||
|
|
HPM_IOC->PAD[IOC_PAD_PB09].PAD_CTL = IOC_PAD_PAD_CTL_OD_SET(1) | IOC_PAD_PAD_CTL_PE_SET(1) | IOC_PAD_PAD_CTL_PS_SET(1);
|
||
|
|
} else {
|
||
|
|
;
|
||
|
|
}
|
||
|
|
}
|
||
|
|
|
||
|
|
void init_gpio_pins(void)
|
||
|
|
{
|
||
|
|
/* configure pad setting: pull enable and pull down, schmitt trigger enable */
|
||
|
|
/* enable schmitt trigger to eliminate jitter of pin used as button */
|
||
|
|
|
||
|
|
/* Button */
|
||
|
|
uint32_t pad_ctl = IOC_PAD_PAD_CTL_PE_SET(1) | IOC_PAD_PAD_CTL_PS_SET(0) | IOC_PAD_PAD_CTL_HYS_SET(1);
|
||
|
|
HPM_IOC->PAD[IOC_PAD_PA03].FUNC_CTL = IOC_PA03_FUNC_CTL_GPIO_A_03;
|
||
|
|
HPM_IOC->PAD[IOC_PAD_PA03].PAD_CTL = pad_ctl;
|
||
|
|
}
|
||
|
|
|
||
|
|
void init_spi_pins(SPI_Type *ptr)
|
||
|
|
{
|
||
|
|
if (ptr == HPM_SPI1) {
|
||
|
|
HPM_IOC->PAD[IOC_PAD_PA26].FUNC_CTL = IOC_PA26_FUNC_CTL_SPI1_CS_0;
|
||
|
|
HPM_IOC->PAD[IOC_PAD_PA27].FUNC_CTL = IOC_PA27_FUNC_CTL_SPI1_SCLK | IOC_PAD_FUNC_CTL_LOOP_BACK_SET(1);
|
||
|
|
HPM_IOC->PAD[IOC_PAD_PA28].FUNC_CTL = IOC_PA28_FUNC_CTL_SPI1_MISO;
|
||
|
|
HPM_IOC->PAD[IOC_PAD_PA29].FUNC_CTL = IOC_PA29_FUNC_CTL_SPI1_MOSI;
|
||
|
|
}
|
||
|
|
}
|
||
|
|
|
||
|
|
void init_spi_pins_with_gpio_as_cs(SPI_Type *ptr)
|
||
|
|
{
|
||
|
|
if (ptr == HPM_SPI1) {
|
||
|
|
HPM_IOC->PAD[IOC_PAD_PA26].FUNC_CTL = IOC_PA26_FUNC_CTL_GPIO_A_26;
|
||
|
|
HPM_IOC->PAD[IOC_PAD_PA27].FUNC_CTL = IOC_PA27_FUNC_CTL_SPI1_SCLK | IOC_PAD_FUNC_CTL_LOOP_BACK_SET(1);
|
||
|
|
HPM_IOC->PAD[IOC_PAD_PA28].FUNC_CTL = IOC_PA28_FUNC_CTL_SPI1_MISO;
|
||
|
|
HPM_IOC->PAD[IOC_PAD_PA29].FUNC_CTL = IOC_PA29_FUNC_CTL_SPI1_MOSI;
|
||
|
|
}
|
||
|
|
}
|
||
|
|
|
||
|
|
|
||
|
|
void init_gptmr_pins(GPTMR_Type *ptr)
|
||
|
|
{
|
||
|
|
(void) ptr;
|
||
|
|
}
|
||
|
|
|
||
|
|
void init_butn_pins(void)
|
||
|
|
{
|
||
|
|
/* configure pad setting: pull enable and pull up, schmitt trigger enable */
|
||
|
|
/* enable schmitt trigger to eliminate jitter of pin used as button */
|
||
|
|
|
||
|
|
/* Button */
|
||
|
|
uint32_t pad_ctl = IOC_PAD_PAD_CTL_PE_SET(1) | IOC_PAD_PAD_CTL_PS_SET(1) | IOC_PAD_PAD_CTL_HYS_SET(1);
|
||
|
|
HPM_IOC->PAD[IOC_PAD_PA09].FUNC_CTL = IOC_PA09_FUNC_CTL_GPIO_A_09;
|
||
|
|
HPM_IOC->PAD[IOC_PAD_PA09].PAD_CTL = pad_ctl;
|
||
|
|
}
|
||
|
|
|
||
|
|
void init_acmp_pins(void)
|
||
|
|
{
|
||
|
|
/* configure to ACMP_COMP_1(ALT16) function */
|
||
|
|
HPM_IOC->PAD[IOC_PAD_PB09].FUNC_CTL = IOC_PB09_FUNC_CTL_ACMP_COMP_1;
|
||
|
|
/* configure to CMP1_INN4 function */
|
||
|
|
HPM_IOC->PAD[IOC_PAD_PB11].FUNC_CTL = IOC_PAD_FUNC_CTL_ANALOG_MASK;
|
||
|
|
}
|
||
|
|
|
||
|
|
void init_adc_pins(void)
|
||
|
|
{
|
||
|
|
HPM_IOC->PAD[IOC_PAD_PB08].FUNC_CTL = IOC_PAD_FUNC_CTL_ANALOG_MASK; /* ADC_A: ADC0.11/ADC1.11 */
|
||
|
|
HPM_IOC->PAD[IOC_PAD_PB09].FUNC_CTL = IOC_PAD_FUNC_CTL_ANALOG_MASK; /* ADC_B: ADC0.1 /ADC1.1 */
|
||
|
|
HPM_IOC->PAD[IOC_PAD_PB10].FUNC_CTL = IOC_PAD_FUNC_CTL_ANALOG_MASK; /* ADC_C: ADC0.2 /ADC1.2 */
|
||
|
|
HPM_IOC->PAD[IOC_PAD_PB11].FUNC_CTL = IOC_PAD_FUNC_CTL_ANALOG_MASK; /* ADC_D: ADC0.3 /ADC1.3 */
|
||
|
|
HPM_IOC->PAD[IOC_PAD_PB12].FUNC_CTL = IOC_PAD_FUNC_CTL_ANALOG_MASK; /* ADC_IW: ADC0.4 /ADC1.4 */
|
||
|
|
HPM_IOC->PAD[IOC_PAD_PB13].FUNC_CTL = IOC_PAD_FUNC_CTL_ANALOG_MASK; /* ADC_IU: ADC0.5 /ADC1.5 */
|
||
|
|
HPM_IOC->PAD[IOC_PAD_PB14].FUNC_CTL = IOC_PAD_FUNC_CTL_ANALOG_MASK; /* ADC_IV: ADC0.6 /ADC1.6 */
|
||
|
|
HPM_IOC->PAD[IOC_PAD_PB15].FUNC_CTL = IOC_PAD_FUNC_CTL_ANALOG_MASK; /* Board ID: ADC0.7 /ADC1.7 */
|
||
|
|
}
|
||
|
|
|
||
|
|
void init_adc_bldc_pins(void)
|
||
|
|
{
|
||
|
|
HPM_IOC->PAD[IOC_PAD_PB13].FUNC_CTL = IOC_PAD_FUNC_CTL_ANALOG_MASK; /* ADC_IU: ADC0.5 /ADC1.5 */
|
||
|
|
HPM_IOC->PAD[IOC_PAD_PB14].FUNC_CTL = IOC_PAD_FUNC_CTL_ANALOG_MASK; /* ADC_IV: ADC0.6 /ADC1.6 */
|
||
|
|
}
|
||
|
|
|
||
|
|
void init_usb_pins(void)
|
||
|
|
{
|
||
|
|
HPM_IOC->PAD[IOC_PAD_PA24].FUNC_CTL = IOC_PAD_FUNC_CTL_ANALOG_MASK;
|
||
|
|
HPM_IOC->PAD[IOC_PAD_PA25].FUNC_CTL = IOC_PAD_FUNC_CTL_ANALOG_MASK;
|
||
|
|
|
||
|
|
/* USB0_ID */
|
||
|
|
HPM_IOC->PAD[IOC_PAD_PY00].FUNC_CTL = IOC_PY00_FUNC_CTL_USB0_ID;
|
||
|
|
/* USB0_OC */
|
||
|
|
HPM_IOC->PAD[IOC_PAD_PY01].FUNC_CTL = IOC_PY01_FUNC_CTL_USB0_OC;
|
||
|
|
/* USB0_PWR */
|
||
|
|
HPM_IOC->PAD[IOC_PAD_PY02].FUNC_CTL = IOC_PY02_FUNC_CTL_USB0_PWR;
|
||
|
|
|
||
|
|
/* PY port IO needs to configure PIOC as well */
|
||
|
|
HPM_PIOC->PAD[IOC_PAD_PY00].FUNC_CTL = PIOC_PY00_FUNC_CTL_SOC_GPIO_Y_00;
|
||
|
|
HPM_PIOC->PAD[IOC_PAD_PY01].FUNC_CTL = PIOC_PY01_FUNC_CTL_SOC_GPIO_Y_01;
|
||
|
|
HPM_PIOC->PAD[IOC_PAD_PY02].FUNC_CTL = PIOC_PY02_FUNC_CTL_SOC_GPIO_Y_02;
|
||
|
|
}
|
||
|
|
|
||
|
|
void init_led_pins_as_gpio(void)
|
||
|
|
{
|
||
|
|
HPM_IOC->PAD[IOC_PAD_PA10].FUNC_CTL = IOC_PA10_FUNC_CTL_GPIO_A_10;
|
||
|
|
}
|
||
|
|
|