2022-11-10 22:22:48 +08:00
|
|
|
/*
|
|
|
|
* Copyright (c) 2006-2021, RT-Thread Development Team
|
|
|
|
*
|
|
|
|
* SPDX-License-Identifier: Apache-2.0
|
|
|
|
*
|
|
|
|
* Email: opensource_embedded@phytium.com.cn
|
|
|
|
*
|
|
|
|
* Change Logs:
|
|
|
|
* Date Author Notes
|
|
|
|
* 2022-10-26 huanghe first commit
|
2023-05-11 10:25:21 +08:00
|
|
|
* 2022-04-13 zhugengyu support RT-Smart
|
2023-08-02 13:27:09 +08:00
|
|
|
* 2023-07-27 liqiaozhong add gpio pin definition
|
2022-11-10 22:22:48 +08:00
|
|
|
*
|
|
|
|
*/
|
|
|
|
|
|
|
|
#ifndef __BOARD_H__
|
|
|
|
#define __BOARD_H__
|
|
|
|
|
|
|
|
#include "fparameters.h"
|
|
|
|
#include "phytium_cpu.h"
|
2023-08-02 13:27:09 +08:00
|
|
|
#include "fkernel.h"
|
2022-11-10 22:22:48 +08:00
|
|
|
|
2023-05-11 10:25:21 +08:00
|
|
|
#include "mmu.h"
|
|
|
|
#ifdef RT_USING_SMART
|
|
|
|
#include "ioremap.h"
|
|
|
|
#endif
|
|
|
|
|
2022-11-10 22:22:48 +08:00
|
|
|
#if defined(__CC_ARM)
|
|
|
|
extern int Image$$RW_IRAM1$$ZI$$Limit;
|
|
|
|
#define HEAP_BEGIN ((void *)&Image$$RW_IRAM1$$ZI$$Limit)
|
|
|
|
#elif defined(__GNUC__)
|
|
|
|
extern int __bss_end;
|
|
|
|
#define HEAP_BEGIN ((void *)&__bss_end)
|
|
|
|
#endif
|
|
|
|
|
2023-05-11 10:25:21 +08:00
|
|
|
#ifdef RT_USING_SMART
|
|
|
|
#define HEAP_END (rt_size_t)((rt_size_t)KERNEL_VADDR_START + 64 * 1024 * 1024)
|
|
|
|
#define PAGE_START HEAP_END + 1 * 1024 * 1024
|
|
|
|
#define PAGE_END (rt_size_t)((rt_size_t)KERNEL_VADDR_START + 128 * 1024 * 1024)
|
|
|
|
#else
|
|
|
|
#define HEAP_END (rt_size_t)(HEAP_BEGIN + 64*1024*1024)
|
|
|
|
#define KERNEL_VADDR_START (rt_size_t)0x80000000
|
|
|
|
#define DDR_END_ADDRESS (KERNEL_VADDR_START + 1024*1024*1024 - 1 )
|
|
|
|
#define PAGE_POOL_SIZE (8ul << 20)
|
|
|
|
#define PAGE_START (rt_size_t)(HEAP_END)
|
|
|
|
#define PAGE_END (PAGE_START +PAGE_POOL_SIZE)
|
|
|
|
#endif
|
2022-11-10 22:22:48 +08:00
|
|
|
|
2023-08-02 13:27:09 +08:00
|
|
|
#ifdef RT_USING_PIN
|
|
|
|
/* gpio pin_index handle */
|
|
|
|
#define FGPIO_OPS_PIN_INDEX(ctrl, port, pin) SET_REG32_BITS(ctrl, 19, 12) | \
|
|
|
|
SET_REG32_BITS(port, 11, 8) | \
|
|
|
|
SET_REG32_BITS(pin, 7, 0)
|
|
|
|
#define FGPIO_OPS_PIN_CTRL_ID(pin_idx) GET_REG32_BITS(pin_idx, 19, 12)
|
|
|
|
#define FGPIO_OPS_PIN_PORT_ID(pin_idx) GET_REG32_BITS(pin_idx, 11, 8)
|
|
|
|
#define FGPIO_OPS_PIN_ID(pin_idx) GET_REG32_BITS(pin_idx, 7, 0)
|
|
|
|
#endif
|
|
|
|
|
2022-11-10 22:22:48 +08:00
|
|
|
void rt_hw_board_init(void);
|
|
|
|
|
|
|
|
#endif
|