2021-09-22 17:57:45 +08:00
|
|
|
/*
|
|
|
|
* Copyright (c) 2006-2021, RT-Thread Development Team
|
|
|
|
*
|
|
|
|
* SPDX-License-Identifier: Apache-2.0
|
|
|
|
*
|
|
|
|
* Change Logs:
|
|
|
|
* Date Author Notes
|
|
|
|
* 2013-07-20 Bernard first version
|
|
|
|
*/
|
|
|
|
|
|
|
|
#include <rtthread.h>
|
|
|
|
#include <rthw.h>
|
|
|
|
#include <board.h>
|
|
|
|
|
|
|
|
#include <armv8.h>
|
|
|
|
#include <interrupt.h>
|
|
|
|
|
|
|
|
#ifdef RT_USING_FINSH
|
|
|
|
extern long list_thread(void);
|
|
|
|
#endif
|
|
|
|
|
|
|
|
/**
|
|
|
|
* this function will show registers of CPU
|
|
|
|
*
|
|
|
|
* @param regs the registers point
|
|
|
|
*/
|
|
|
|
void rt_hw_show_register(struct rt_hw_exp_stack *regs)
|
|
|
|
{
|
|
|
|
rt_kprintf("Execption:\n");
|
|
|
|
rt_kprintf("X00:0x%16.16p X01:0x%16.16p X02:0x%16.16p X03:0x%16.16p\n", (void *)regs->x0, (void *)regs->x1, (void *)regs->x2, (void *)regs->x3);
|
|
|
|
rt_kprintf("X04:0x%16.16p X05:0x%16.16p X06:0x%16.16p X07:0x%16.16p\n", (void *)regs->x4, (void *)regs->x5, (void *)regs->x6, (void *)regs->x7);
|
|
|
|
rt_kprintf("X08:0x%16.16p X09:0x%16.16p X10:0x%16.16p X11:0x%16.16p\n", (void *)regs->x8, (void *)regs->x9, (void *)regs->x10, (void *)regs->x11);
|
|
|
|
rt_kprintf("X12:0x%16.16p X13:0x%16.16p X14:0x%16.16p X15:0x%16.16p\n", (void *)regs->x12, (void *)regs->x13, (void *)regs->x14, (void *)regs->x15);
|
|
|
|
rt_kprintf("X16:0x%16.16p X17:0x%16.16p X18:0x%16.16p X19:0x%16.16p\n", (void *)regs->x16, (void *)regs->x17, (void *)regs->x18, (void *)regs->x19);
|
|
|
|
rt_kprintf("X20:0x%16.16p X21:0x%16.16p X22:0x%16.16p X23:0x%16.16p\n", (void *)regs->x20, (void *)regs->x21, (void *)regs->x22, (void *)regs->x23);
|
|
|
|
rt_kprintf("X24:0x%16.16p X25:0x%16.16p X26:0x%16.16p X27:0x%16.16p\n", (void *)regs->x24, (void *)regs->x25, (void *)regs->x26, (void *)regs->x27);
|
|
|
|
rt_kprintf("X28:0x%16.16p X29:0x%16.16p X30:0x%16.16p\n", (void *)regs->x28, (void *)regs->x29, (void *)regs->x30);
|
|
|
|
rt_kprintf("SPSR :0x%16.16p\n", (void *)regs->spsr);
|
|
|
|
rt_kprintf("EPC :0x%16.16p\n", (void *)regs->pc);
|
|
|
|
}
|
|
|
|
|
|
|
|
/**
|
|
|
|
* When comes across an instruction which it cannot handle,
|
|
|
|
* it takes the undefined instruction trap.
|
|
|
|
*
|
|
|
|
* @param regs system registers
|
|
|
|
*
|
|
|
|
* @note never invoke this function in application
|
|
|
|
*/
|
|
|
|
void rt_hw_trap_error(struct rt_hw_exp_stack *regs)
|
|
|
|
{
|
|
|
|
rt_kprintf("error exception:\n");
|
|
|
|
rt_hw_show_register(regs);
|
|
|
|
#ifdef RT_USING_FINSH
|
|
|
|
list_thread();
|
|
|
|
#endif
|
|
|
|
rt_hw_cpu_shutdown();
|
|
|
|
}
|
|
|
|
|
|
|
|
void rt_hw_trap_irq(void)
|
|
|
|
{
|
|
|
|
#ifndef BSP_USING_GIC
|
|
|
|
void *param;
|
|
|
|
uint32_t irq;
|
|
|
|
rt_isr_handler_t isr_func;
|
|
|
|
extern struct rt_irq_desc isr_table[];
|
2022-01-07 13:49:06 +08:00
|
|
|
uint32_t value = IRQ_PEND_BASIC & 0x3ff;
|
2021-09-22 17:57:45 +08:00
|
|
|
|
|
|
|
#ifdef RT_USING_SMP
|
2022-01-07 13:49:06 +08:00
|
|
|
uint32_t cpu_id = rt_hw_cpu_id();
|
|
|
|
uint32_t mailbox_data = IPI_MAILBOX_CLEAR(cpu_id);
|
|
|
|
#else
|
|
|
|
uint32_t cpu_id = 0;
|
2021-09-22 17:57:45 +08:00
|
|
|
#endif
|
|
|
|
uint32_t int_source = CORE_IRQSOURCE(cpu_id) & 0x3ff;
|
2022-01-07 13:49:06 +08:00
|
|
|
|
2021-09-22 17:57:45 +08:00
|
|
|
if (int_source & 0x02)
|
|
|
|
{
|
|
|
|
isr_func = isr_table[IRQ_ARM_TIMER].handler;
|
|
|
|
#ifdef RT_USING_INTERRUPT_INFO
|
|
|
|
isr_table[IRQ_ARM_TIMER].counter++;
|
|
|
|
#endif
|
|
|
|
if (isr_func)
|
|
|
|
{
|
|
|
|
param = isr_table[IRQ_ARM_TIMER].param;
|
|
|
|
isr_func(IRQ_ARM_TIMER, param);
|
|
|
|
}
|
2022-01-07 13:49:06 +08:00
|
|
|
return;
|
2021-09-22 17:57:45 +08:00
|
|
|
}
|
2022-01-07 13:49:06 +08:00
|
|
|
|
|
|
|
#ifdef RT_USING_SMP
|
|
|
|
if (int_source & 0xf0)
|
|
|
|
{
|
|
|
|
/* it's a ipi interrupt */
|
|
|
|
if (mailbox_data & 0x1)
|
|
|
|
{
|
|
|
|
/* clear mailbox */
|
|
|
|
IPI_MAILBOX_CLEAR(cpu_id) = mailbox_data;
|
|
|
|
isr_func = isr_table[IRQ_ARM_MAILBOX].handler;
|
|
|
|
#ifdef RT_USING_INTERRUPT_INFO
|
|
|
|
isr_table[IRQ_ARM_MAILBOX].counter++;
|
2021-09-22 17:57:45 +08:00
|
|
|
#endif
|
2022-01-07 13:49:06 +08:00
|
|
|
if (isr_func)
|
|
|
|
{
|
|
|
|
param = isr_table[IRQ_ARM_MAILBOX].param;
|
|
|
|
isr_func(IRQ_ARM_MAILBOX, param);
|
|
|
|
}
|
|
|
|
}
|
|
|
|
else
|
|
|
|
{
|
|
|
|
CORE_MAILBOX3_CLEAR(cpu_id) = mailbox_data;
|
|
|
|
}
|
|
|
|
return;
|
|
|
|
}
|
|
|
|
#endif /* RT_USING_SMP */
|
2021-09-22 17:57:45 +08:00
|
|
|
|
|
|
|
/* local interrupt*/
|
|
|
|
if (value)
|
|
|
|
{
|
|
|
|
if (value & (1 << 8))
|
|
|
|
{
|
|
|
|
value = IRQ_PEND1;
|
|
|
|
irq = __rt_ffs(value) - 1;
|
|
|
|
}
|
|
|
|
else if (value & (1 << 9))
|
|
|
|
{
|
|
|
|
value = IRQ_PEND2;
|
|
|
|
irq = __rt_ffs(value) + 31;
|
|
|
|
}
|
|
|
|
else
|
|
|
|
{
|
|
|
|
value &= 0x0f;
|
|
|
|
irq = __rt_ffs(value) + 63;
|
|
|
|
}
|
|
|
|
|
|
|
|
/* get interrupt service routine */
|
|
|
|
isr_func = isr_table[irq].handler;
|
|
|
|
#ifdef RT_USING_INTERRUPT_INFO
|
|
|
|
isr_table[irq].counter++;
|
|
|
|
#endif
|
|
|
|
if (isr_func)
|
|
|
|
{
|
|
|
|
/* Interrupt for myself. */
|
|
|
|
param = isr_table[irq].param;
|
|
|
|
/* turn to interrupt service routine */
|
|
|
|
isr_func(irq, param);
|
|
|
|
}
|
|
|
|
}
|
|
|
|
#else
|
|
|
|
void *param;
|
|
|
|
int ir;
|
|
|
|
rt_isr_handler_t isr_func;
|
|
|
|
extern struct rt_irq_desc isr_table[];
|
|
|
|
|
|
|
|
ir = rt_hw_interrupt_get_irq();
|
|
|
|
|
|
|
|
if (ir == 1023)
|
|
|
|
{
|
|
|
|
/* Spurious interrupt */
|
|
|
|
return;
|
|
|
|
}
|
|
|
|
|
|
|
|
/* get interrupt service routine */
|
|
|
|
isr_func = isr_table[ir].handler;
|
|
|
|
#ifdef RT_USING_INTERRUPT_INFO
|
|
|
|
isr_table[ir].counter++;
|
|
|
|
#endif
|
|
|
|
if (isr_func)
|
|
|
|
{
|
|
|
|
/* Interrupt for myself. */
|
|
|
|
param = isr_table[ir].param;
|
|
|
|
/* turn to interrupt service routine */
|
|
|
|
isr_func(ir, param);
|
|
|
|
}
|
|
|
|
|
|
|
|
/* end of interrupt */
|
|
|
|
rt_hw_interrupt_ack(ir);
|
|
|
|
#endif
|
|
|
|
}
|
|
|
|
|
|
|
|
void rt_hw_trap_fiq(void)
|
|
|
|
{
|
|
|
|
void *param;
|
|
|
|
int ir;
|
|
|
|
rt_isr_handler_t isr_func;
|
|
|
|
extern struct rt_irq_desc isr_table[];
|
|
|
|
|
|
|
|
ir = rt_hw_interrupt_get_irq();
|
|
|
|
|
|
|
|
/* get interrupt service routine */
|
|
|
|
isr_func = isr_table[ir].handler;
|
|
|
|
param = isr_table[ir].param;
|
|
|
|
|
|
|
|
/* turn to interrupt service routine */
|
|
|
|
isr_func(ir, param);
|
|
|
|
|
|
|
|
/* end of interrupt */
|
|
|
|
rt_hw_interrupt_ack(ir);
|
|
|
|
}
|