rt-thread-official/bsp/nv32f100x/lib/inc/NV32_config.h

72 lines
2.2 KiB
C
Raw Normal View History

2017-09-20 14:21:18 +08:00
/******************************************************************************
*
* NOTE:ϵͳ<EFBFBD><EFBFBD>ʹ<EFBFBD>õ<EFBFBD>һЩ<EFBFBD><EFBFBD><EFBFBD>Լ<EFBFBD>ʱ<EFBFBD><EFBFBD>ģʽ<EFBFBD><EFBFBD>ѡ<EFBFBD><EFBFBD><EFBFBD><EFBFBD>
******************************************************************************/
#ifndef _NVxx_CONFIG_H_
#define _NVxx_CONFIG_H_
#include <stdint.h>
#define CPU_NV32
#define TEST
//#define TRIM_IRC /*!< <20>Ƿ<EFBFBD>ʹ<EFBFBD>ö<EFBFBD><C3B6><EFBFBD><EFBFBD><EFBFBD>TRIMֵ<4D><D6B5>У׼<D0A3>ڲ<EFBFBD>IRC<52><43><EFBFBD><EFBFBD>ע<EFBFBD><D7A2><EFBFBD><EFBFBD>ʹ<EFBFBD>ó<EFBFBD><C3B3><EFBFBD>У׼<D0A3><D7BC>TRIMֵ<4D><D6B5><EFBFBD><EFBFBD>У׼<D0A3><D7BC>37.5K--48M */
//#define SPI0_PINREMAP /*!< SPI0<49>Ĺܽ<C4B9>ӳ<EFBFBD><EFBFBD><E4B6A8> */
//#define ENABLE_WDOG /*!< ʹ<>ܿ<EFBFBD><DCBF>Ź<EFBFBD> */
//#define DISABLE_NMI /*!< <20><><EFBFBD><EFBFBD>NMI<4D>ж<EFBFBD><D0B6><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD> */
/*! <20><><EFBFBD><EFBFBD><EFBFBD>Ƿ<EFBFBD><C7B7><EFBFBD>ӡϵͳ<CFB5><CDB3>Ϣ */
//#define PRINT_SYS_LOG
#if !defined(BOOT_LOADER)
#endif
//#define OUTPUT_BUSCLK /*!< <20><><EFBFBD><EFBFBD><EFBFBD>Ƿ<EFBFBD><C7B7><EFBFBD><EFBFBD><EFBFBD>ϵͳʱ<CDB3>ӣ<EFBFBD><D3A3><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>ΪPH2 */
#define ICS_TRIM_VALUE 0x2c
/*! <20><><EFBFBD><EFBFBD>ʱ<EFBFBD>ӵ<EFBFBD>ʱ<EFBFBD><CAB1>ģʽ<C4A3>Լ<EFBFBD>Ƶ<EFBFBD><C6B5>
*/
//#define USE_FEE /*!< ʹ<><CAB9><EFBFBD>ⲿʱ<E2B2BF><CAB1>FEEģʽ */
//#define USE_FEE_OSC /*!< ʹ<><CAB9><EFBFBD>ⲿʱ<E2B2BF><CAB1><EFBFBD><EFBFBD><EFBFBD><EFBFBD>OSCģʽ */
#define USE_FEI /*!< ʹ<><CAB9>ϵͳ<CFB5>ڲ<EFBFBD>ʱ<EFBFBD><CAB1>IRC */
// #define USE_FBELP
//#define USE_FBE_OSC
/*! <20><><EFBFBD><EFBFBD><EFBFBD>ⲿ<EFBFBD><E2B2BF><EFBFBD><EFBFBD>Ƶ<EFBFBD><C6B5>. */
//#define EXT_CLK_FREQ_KHZ 32 /* in KHz */
//#define EXT_CLK_FREQ_KHZ 4000 /* in KHz */
//#define EXT_CLK_FREQ_KHZ 4000 /* in KHz */
//#define EXT_CLK_FREQ_KHZ 1000 /* in KHz */
#define EXT_CLK_FREQ_KHZ 10000 /* in KHz */
/*! <20><><EFBFBD><EFBFBD><EFBFBD><EFBFBD>ʹ<EFBFBD>õ<EFBFBD>UART<52><54> */
#define TERM_PORT UART1 /*!< <20><><EFBFBD><EFBFBD>ʹ<EFBFBD><CAB9>UART1<54>ڣ<EFBFBD><DAA3><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>Ĭ<EFBFBD><C4AC>ʹ<EFBFBD><CAB9>UART1<54><31> */
/* <20><><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>ʱ<EFBFBD><CAB1><EFBFBD><EFBFBD>Ƶ */
#if defined(USE_FEI)
#define BUS_CLK_HZ 40000000L
#elif (EXT_CLK_FREQ_KHZ == 10000)
#define BUS_CLK_HZ 50000000L
#elif (EXT_CLK_FREQ_KHZ == 12000)
#define BUS_CLK_HZ 30000000L
#elif (EXT_CLK_FREQ_KHZ == 8000)
#define BUS_CLK_HZ 24000000L
#elif (EXT_CLK_FREQ_KHZ == 4000)
#define BUS_CLK_HZ 40000000L
#elif (EXT_CLK_FREQ_KHZ == 32)
#define BUS_CLK_HZ 16777216L
#else
#define BUS_CLK_HZ 60000000L
#endif
/*! define UART baud rate */
#define UART_PRINT_BITRATE 115200 /*! UART<52><54><EFBFBD><EFBFBD><EFBFBD><EFBFBD> */
#endif /* NVxx_CONFIG_H_ */