2021-08-20 16:37:50 +08:00
|
|
|
/*
|
2022-07-26 10:11:12 +08:00
|
|
|
* Copyright (c) 2006-2022, RT-Thread Development Team
|
2021-08-20 16:37:50 +08:00
|
|
|
*
|
|
|
|
* SPDX-License-Identifier: Apache-2.0
|
|
|
|
*
|
|
|
|
* Change Logs:
|
|
|
|
* Date Author Notes
|
|
|
|
* 2018-11-7 SummerGift first version
|
2021-08-27 15:19:21 +08:00
|
|
|
* 2021-08-27 Jiao change to fm33
|
|
|
|
*/
|
2021-08-20 16:37:50 +08:00
|
|
|
|
|
|
|
#include "drv_common.h"
|
|
|
|
#include "system_fm33lc0xx.h"
|
|
|
|
|
|
|
|
#ifdef RT_USING_SERIAL
|
2021-08-27 15:19:21 +08:00
|
|
|
#include "drv_usart.h"
|
2021-08-20 16:37:50 +08:00
|
|
|
#endif
|
|
|
|
|
|
|
|
#ifdef RT_USING_FINSH
|
|
|
|
#include <finsh.h>
|
|
|
|
static void reboot(uint8_t argc, char **argv)
|
|
|
|
{
|
|
|
|
rt_hw_cpu_reset();
|
|
|
|
}
|
2021-09-05 13:50:58 +08:00
|
|
|
MSH_CMD_EXPORT(reboot, reboot system);
|
2021-08-20 16:37:50 +08:00
|
|
|
#endif /* RT_USING_FINSH */
|
|
|
|
|
|
|
|
/* SysTick configuration */
|
|
|
|
void rt_hw_systick_init(void)
|
|
|
|
{
|
2021-08-27 15:19:21 +08:00
|
|
|
SystemCoreClockUpdate();
|
2021-08-20 16:37:50 +08:00
|
|
|
SysTick_Config(SystemCoreClock / RT_TICK_PER_SECOND);
|
|
|
|
NVIC_SetPriority(SysTick_IRQn, 0xFF);
|
|
|
|
}
|
|
|
|
|
|
|
|
/**
|
|
|
|
* This is the timer interrupt service routine.
|
|
|
|
*
|
|
|
|
*/
|
|
|
|
void SysTick_Handler(void)
|
|
|
|
{
|
|
|
|
/* enter interrupt */
|
|
|
|
rt_interrupt_enter();
|
|
|
|
|
|
|
|
rt_tick_increase();
|
|
|
|
|
|
|
|
/* leave interrupt */
|
|
|
|
rt_interrupt_leave();
|
|
|
|
}
|
|
|
|
|
|
|
|
uint32_t HAL_GetTick(void)
|
|
|
|
{
|
|
|
|
return rt_tick_get() * 1000 / RT_TICK_PER_SECOND;
|
|
|
|
}
|
|
|
|
|
|
|
|
/**
|
|
|
|
* @brief This function is executed in case of error occurrence.
|
|
|
|
* @param None
|
|
|
|
* @retval None
|
|
|
|
*/
|
|
|
|
void _Error_Handler(char *s, int num)
|
|
|
|
{
|
|
|
|
/* USER CODE BEGIN Error_Handler */
|
|
|
|
/* User can add his own implementation to report the HAL error return state */
|
2021-08-27 15:19:21 +08:00
|
|
|
while (1)
|
2021-08-20 16:37:50 +08:00
|
|
|
{
|
|
|
|
}
|
|
|
|
/* USER CODE END Error_Handler */
|
|
|
|
}
|
|
|
|
|
|
|
|
/**
|
|
|
|
* This function will delay for some us.
|
|
|
|
*
|
|
|
|
* @param us the delay time of us
|
|
|
|
*/
|
|
|
|
void rt_hw_us_delay(rt_uint32_t us)
|
|
|
|
{
|
|
|
|
rt_uint32_t start, now, delta, reload, us_tick;
|
|
|
|
start = SysTick->VAL;
|
|
|
|
reload = SysTick->LOAD;
|
|
|
|
us_tick = SystemCoreClock / 1000000UL;
|
2021-08-27 15:19:21 +08:00
|
|
|
do
|
|
|
|
{
|
2021-08-20 16:37:50 +08:00
|
|
|
now = SysTick->VAL;
|
|
|
|
delta = start > now ? start - now : reload + start - now;
|
2021-08-27 15:19:21 +08:00
|
|
|
}
|
|
|
|
while (delta < us_tick * us);
|
2021-08-20 16:37:50 +08:00
|
|
|
}
|
|
|
|
|
|
|
|
/**
|
|
|
|
* This function will initial STM32 board.
|
|
|
|
*/
|
|
|
|
RT_WEAK void rt_hw_board_init()
|
|
|
|
{
|
2021-08-27 15:19:21 +08:00
|
|
|
void SelRCHFToPLL(uint32_t rchf, uint32_t clock);
|
2021-08-20 16:37:50 +08:00
|
|
|
|
2021-08-27 15:19:21 +08:00
|
|
|
SelRCHFToPLL(RCHF8M_TRIM, 63);
|
2021-08-20 16:37:50 +08:00
|
|
|
rt_hw_systick_init();
|
2021-08-27 15:19:21 +08:00
|
|
|
|
|
|
|
extern int Image$$RW_IRAM1$$ZI$$Limit;
|
2021-08-20 16:37:50 +08:00
|
|
|
#define HEAP_BEGIN ((void *)&Image$$RW_IRAM1$$ZI$$Limit)
|
|
|
|
|
|
|
|
/* Heap initialization */
|
|
|
|
#if defined(RT_USING_HEAP)
|
2021-08-27 15:19:21 +08:00
|
|
|
rt_system_heap_init((void *)HEAP_BEGIN, (void *)(0x20000000 + 0x6000));
|
2021-08-20 16:37:50 +08:00
|
|
|
#endif
|
|
|
|
|
|
|
|
/* USART driver initialization is open by default */
|
|
|
|
#ifdef RT_USING_SERIAL
|
|
|
|
rt_hw_usart_init();
|
|
|
|
#endif
|
|
|
|
|
|
|
|
/* Set the shell console output device */
|
2022-01-08 23:29:41 +08:00
|
|
|
#if defined(RT_USING_CONSOLE) && defined(RT_USING_DEVICE)
|
2021-08-20 16:37:50 +08:00
|
|
|
rt_console_set_device(RT_CONSOLE_DEVICE_NAME);
|
|
|
|
#endif
|
|
|
|
|
|
|
|
/* Board underlying hardware initialization */
|
|
|
|
#ifdef RT_USING_COMPONENTS_INIT
|
|
|
|
rt_components_board_init();
|
|
|
|
#endif
|
|
|
|
}
|