2021-09-11 13:54:34 +08:00
|
|
|
/*
|
2021-12-30 11:27:06 +08:00
|
|
|
* Copyright (c) 2006-2021, RT-Thread Development Team
|
2021-09-11 13:54:34 +08:00
|
|
|
*
|
|
|
|
|
* SPDX-License-Identifier: Apache-2.0
|
|
|
|
|
*
|
|
|
|
|
* Change Logs:
|
|
|
|
|
* Date Author Notes
|
|
|
|
|
* 2018-12-25 zylx first version
|
|
|
|
|
* 2020-07-18 wanghaijing add SPECIAL_MODES_REG
|
|
|
|
|
*/
|
|
|
|
|
|
|
|
|
|
#ifndef __DRV_ETH_H__
|
|
|
|
|
#define __DRV_ETH_H__
|
|
|
|
|
|
|
|
|
|
#include <rtthread.h>
|
|
|
|
|
#include <rthw.h>
|
|
|
|
|
#include <rtdevice.h>
|
|
|
|
|
#include <board.h>
|
|
|
|
|
|
|
|
|
|
/* The PHY basic control register */
|
|
|
|
|
#define PHY_BASIC_CONTROL_REG 0x00U
|
|
|
|
|
#define PHY_RESET_MASK (1<<15)
|
|
|
|
|
#define PHY_AUTO_NEGOTIATION_MASK (1<<12)
|
|
|
|
|
|
|
|
|
|
/* The PHY basic status register */
|
|
|
|
|
#define PHY_BASIC_STATUS_REG 0x01U
|
|
|
|
|
#define PHY_LINKED_STATUS_MASK (1<<2)
|
|
|
|
|
#define PHY_AUTONEGO_COMPLETE_MASK (1<<5)
|
|
|
|
|
|
|
|
|
|
/* The PHY ID one register */
|
|
|
|
|
#define PHY_ID1_REG 0x02U
|
|
|
|
|
|
|
|
|
|
/* The PHY ID two register */
|
|
|
|
|
#define PHY_ID2_REG 0x03U
|
|
|
|
|
|
|
|
|
|
/* The PHY SPECIAL MODES REGISTER */
|
|
|
|
|
#define PHY_SPECIAL_MODES_REG 0x12U
|
|
|
|
|
|
|
|
|
|
/* The PHY auto-negotiate advertise register */
|
|
|
|
|
#define PHY_AUTONEG_ADVERTISE_REG 0x04U
|
|
|
|
|
|
|
|
|
|
#define PHY_Status_REG 0x1FU
|
|
|
|
|
#define PHY_FULL_DUPLEX_MASK (1<<4)
|
|
|
|
|
#define PHY_Status_SPEED_10M(sr) ((sr) & PHY_10M_MASK)
|
|
|
|
|
#define PHY_Status_SPEED_100M(sr) ((sr) & PHY_100M_MASK)
|
|
|
|
|
#define PHY_Status_FULL_DUPLEX(sr) ((sr) & PHY_FULL_DUPLEX_MASK)
|
|
|
|
|
|
|
|
|
|
#ifdef PHY_USING_LAN8720A
|
|
|
|
|
/* The PHY interrupt source flag register. */
|
|
|
|
|
#define PHY_INTERRUPT_FLAG_REG 0x1DU
|
|
|
|
|
/* The PHY interrupt mask register. */
|
|
|
|
|
#define PHY_INTERRUPT_MASK_REG 0x1EU
|
|
|
|
|
#define PHY_LINK_DOWN_MASK (1<<4)
|
|
|
|
|
#define PHY_AUTO_NEGO_COMPLETE_MASK (1<<6)
|
|
|
|
|
|
|
|
|
|
/* The PHY status register. */
|
|
|
|
|
#define PHY_Status_REG 0x1FU
|
|
|
|
|
#define PHY_10M_MASK (1<<2)
|
|
|
|
|
#define PHY_100M_MASK (1<<3)
|
|
|
|
|
#define PHY_FULL_DUPLEX_MASK (1<<4)
|
|
|
|
|
#endif /* PHY_USING_LAN8720A */
|
|
|
|
|
|
|
|
|
|
#ifdef PHY_USING_DM9161CEP
|
|
|
|
|
#define PHY_Status_REG 0x11U
|
|
|
|
|
#define PHY_10M_MASK ((1<<12) || (1<<13))
|
|
|
|
|
#define PHY_100M_MASK ((1<<14) || (1<<15))
|
|
|
|
|
#define PHY_FULL_DUPLEX_MASK ((1<<15) || (1<<13))
|
|
|
|
|
/* The PHY interrupt source flag register. */
|
|
|
|
|
#define PHY_INTERRUPT_FLAG_REG 0x15U
|
|
|
|
|
/* The PHY interrupt mask register. */
|
|
|
|
|
#define PHY_INTERRUPT_MASK_REG 0x15U
|
|
|
|
|
#define PHY_LINK_CHANGE_FLAG (1<<2)
|
|
|
|
|
#define PHY_LINK_CHANGE_MASK (1<<9)
|
|
|
|
|
#define PHY_INT_MASK 0
|
|
|
|
|
|
|
|
|
|
#endif /* PHY_USING_DM9161CEP */
|
|
|
|
|
|
|
|
|
|
#ifdef PHY_USING_DP83848C
|
|
|
|
|
#define PHY_Status_REG 0x10U
|
|
|
|
|
#define PHY_10M_MASK (1<<1)
|
|
|
|
|
#define PHY_FULL_DUPLEX_MASK (1<<2)
|
|
|
|
|
#define PHY_Status_SPEED_10M(sr) ((sr) & PHY_10M_MASK)
|
|
|
|
|
#define PHY_Status_SPEED_100M(sr) (!PHY_Status_SPEED_10M(sr))
|
|
|
|
|
#define PHY_Status_FULL_DUPLEX(sr) ((sr) & PHY_FULL_DUPLEX_MASK)
|
|
|
|
|
#define PHY_INTERRUPT_FLAG_REG 0x12U
|
|
|
|
|
#define PHY_LINK_CHANGE_FLAG (1<<13)
|
|
|
|
|
#define PHY_INTERRUPT_CTRL_REG 0x11U
|
|
|
|
|
#define PHY_INTERRUPT_EN ((1<<0)|(1<<1))
|
|
|
|
|
#define PHY_INTERRUPT_MASK_REG 0x12U
|
|
|
|
|
#define PHY_INT_MASK (1<<5)
|
|
|
|
|
#endif /* PHY_USING_DP83848C */
|
|
|
|
|
#endif /* __DRV_ETH_H__ */
|
