rt-thread-official/bsp/apm32/libraries/Drivers/drv_rtc.c

270 lines
5.5 KiB
C
Raw Normal View History

/*
* Copyright (c) 2006-2022, RT-Thread Development Team
*
* SPDX-License-Identifier: Apache-2.0
*
* Change Logs:
* Date Author Notes
* 2022-03-04 stevetong459 first version
* 2022-07-15 Aligagago add apm32F4 serie MCU support
*/
#include "board.h"
#include <sys/time.h>
#ifdef BSP_USING_ONCHIP_RTC
#define LOG_TAG "drv.rtc"
#define DBG_LVL DBG_INFO
#include <rtdbg.h>
#ifndef LSI_VALUE
#define LSI_VALUE ((uint32_t)40000)
#endif
#ifndef LSE_VALUE
#define LSE_VALUE ((uint32_t)32768)
#endif
#define DRV_RTC_TIME_OUT 0xFFF
static rt_rtc_dev_t apm32_rtc_dev;
static rt_uint8_t rtc_init_flag = RESET;
/**
* @brief This function will initialize the rtc on chip.
*
* @return RT_EOK indicates successful initialize, other value indicates failed;
*/
static rt_err_t _rtc_init(void)
{
volatile rt_uint32_t counter = 0;
/* Enable RTC Clock */
#ifdef APM32F10X_HD
RCM_EnableAPB1PeriphClock(RCM_APB1_PERIPH_PMU | RCM_APB1_PERIPH_BAKR);
#elif APM32F40X
RCM_EnableAPB1PeriphClock(RCM_APB1_PERIPH_PMU);
#endif
PMU_EnableBackupAccess();
/* Config RTC clock */
#ifdef BSP_RTC_USING_LSI
RCM_EnableLSI();
while (!RCM_ReadStatusFlag(RCM_FLAG_LSIRDY))
{
if (++counter > DRV_RTC_TIME_OUT)
{
return RT_ETIMEOUT;
}
}
RCM_ConfigRTCCLK(RCM_RTCCLK_LSI);
#else
RCM_ConfigLSE(RCM_LSE_OPEN);
while (!RCM_ReadStatusFlag(RCM_FLAG_LSERDY))
{
if (++counter > DRV_RTC_TIME_OUT)
{
return RT_ETIMEOUT;
}
}
RCM_ConfigRTCCLK(RCM_RTCCLK_LSE);
#endif
RCM_EnableRTCCLK();
RTC_WaitForSynchro();
#ifdef APM32F10X_HD
counter = 0;
while (!RTC_ReadStatusFlag(RTC_FLAG_OC))
{
if (++counter > DRV_RTC_TIME_OUT)
{
return RT_ETIMEOUT;
}
}
RTC_EnableConfigMode();
RTC_ClearStatusFlag(RTC_FLAG_OVR | RTC_FLAG_ALR | RTC_FLAG_SEC);
2022-07-25 10:21:18 +08:00
#ifdef BSP_RTC_USING_LSI
RTC_ConfigPrescaler(LSI_VALUE - 1);
#else
RTC_ConfigPrescaler(LSE_VALUE - 1);
#endif
#elif APM32F40X
RTC_EnableInit();
RTC_Config_T rtcConfig;
RTC_ConfigStructInit(&rtcConfig);
RTC_Config(&rtcConfig);
#endif
2022-07-25 10:21:18 +08:00
if (!rtc_init_flag)
{
rtc_init_flag = SET;
}
return RT_EOK;
}
#ifdef APM32F10X_HD
/**
* @brief This function will initialize the rtc on chip.
*
* @return RT_EOK indicates successful initialize, other value indicates failed;
*/
static rt_err_t _rtc_get_secs(void *args)
{
volatile rt_uint32_t counter = 0;
while (!RTC_ReadStatusFlag(RTC_FLAG_OC))
{
if (++counter > DRV_RTC_TIME_OUT)
{
return RT_ETIMEOUT;
}
}
*(rt_uint32_t *) args = RTC_ReadCounter();
return RT_EOK;
}
static rt_err_t _rtc_set_secs(void *args)
{
volatile rt_uint32_t counter = 0;
2022-07-25 10:21:18 +08:00
if (!rtc_init_flag)
{
_rtc_init();
}
while (!RTC_ReadStatusFlag(RTC_FLAG_OC))
{
if (++counter > DRV_RTC_TIME_OUT)
{
return RT_ETIMEOUT;
}
}
RTC_ConfigCounter(*(rt_uint32_t *)args);
return RT_EOK;
}
#elif APM32F40X
static void get_rtc_timeval(struct timeval *tv)
{
RTC_TimeConfig_T timeConfig;
RTC_DateConfig_T dateConfig;
struct tm tm_new = {0};
RTC_ReadTime(RTC_FORMAT_BIN, &timeConfig);
RTC_ReadDate(RTC_FORMAT_BIN, &dateConfig);
tm_new.tm_sec = timeConfig.seconds;
tm_new.tm_min = timeConfig.minutes;
tm_new.tm_hour = timeConfig.hours;
tm_new.tm_mday = dateConfig.date;
tm_new.tm_mon = dateConfig.month - 1;
tm_new.tm_year = dateConfig.year + 100;
tv->tv_sec = timegm(&tm_new);
}
static rt_err_t set_rtc_timeval(time_t time_stamp)
{
RTC_TimeConfig_T timeConfig;
RTC_DateConfig_T dateConfig;
struct tm tm = {0};
2022-07-25 10:21:18 +08:00
if (!rtc_init_flag)
{
_rtc_init();
}
gmtime_r(&time_stamp, &tm);
if (tm.tm_year < 100)
{
return -RT_ERROR;
}
timeConfig.seconds = tm.tm_sec ;
timeConfig.minutes = tm.tm_min ;
timeConfig.hours = tm.tm_hour;
dateConfig.date = tm.tm_mday;
dateConfig.month = tm.tm_mon + 1 ;
dateConfig.year = tm.tm_year - 100;
dateConfig.weekday = tm.tm_wday + 1;
2022-07-25 10:21:18 +08:00
RTC_ConfigTime(RTC_FORMAT_BIN, &timeConfig);
RTC_ConfigDate(RTC_FORMAT_BIN, &dateConfig);
return RT_EOK;
}
/**
* @brief This function will initialize the rtc on chip.
*
* @return RT_EOK indicates successful initialize, other value indicates failed;
*/
static rt_err_t _rtc_get_secs(void *args)
{
struct timeval tv;
get_rtc_timeval(&tv);
*(rt_uint32_t *) args = tv.tv_sec;
return RT_EOK;
}
static rt_err_t _rtc_set_secs(void *args)
{
rt_err_t result = RT_EOK;
if (set_rtc_timeval(*(rt_uint32_t *)args))
{
result = -RT_ERROR;
}
return result;
}
#endif
static const struct rt_rtc_ops _rtc_ops =
{
_rtc_init,
_rtc_get_secs,
_rtc_set_secs,
RT_NULL,
RT_NULL,
RT_NULL,
RT_NULL,
};
/**
* @brief RTC initialization function.
*
* @return RT_EOK indicates successful initialization, other value indicates failed;
*/
static int rt_hw_rtc_init(void)
{
rt_err_t result = RT_EOK;
apm32_rtc_dev.ops = &_rtc_ops;
if (rt_hw_rtc_register(&apm32_rtc_dev, "rtc", RT_DEVICE_FLAG_RDWR, RT_NULL) != RT_EOK)
{
LOG_E("rtc init failed");
result = RT_ERROR;
}
else
{
LOG_D("rtc init success");
}
return result;
}
INIT_DEVICE_EXPORT(rt_hw_rtc_init);
#endif /* BSP_USING_ONCHIP_RTC */