2019-07-24 17:03:26 +08:00
|
|
|
// See LICENSE for license details.
|
|
|
|
|
|
|
|
|
|
// See LICENSE for license details.
|
|
|
|
|
|
|
|
|
|
#include "riscv_encoding.h"
|
|
|
|
|
|
|
|
|
|
.section .init
|
|
|
|
|
|
|
|
|
|
.weak eclic_msip_handler
|
|
|
|
|
.weak eclic_mtip_handler
|
|
|
|
|
.weak eclic_bwei_handler
|
|
|
|
|
.weak eclic_pmovi_handler
|
|
|
|
|
.weak WWDGT_IRQHandler
|
|
|
|
|
.weak LVD_IRQHandler
|
|
|
|
|
.weak TAMPER_IRQHandler
|
|
|
|
|
.weak RTC_IRQHandler
|
|
|
|
|
.weak FMC_IRQHandler
|
|
|
|
|
.weak RCU_IRQHandler
|
|
|
|
|
.weak EXTI0_IRQHandler
|
|
|
|
|
.weak EXTI1_IRQHandler
|
|
|
|
|
.weak EXTI2_IRQHandler
|
|
|
|
|
.weak EXTI3_IRQHandler
|
|
|
|
|
.weak EXTI4_IRQHandler
|
|
|
|
|
.weak DMA0_Channel0_IRQHandler
|
|
|
|
|
.weak DMA0_Channel1_IRQHandler
|
|
|
|
|
.weak DMA0_Channel2_IRQHandler
|
|
|
|
|
.weak DMA0_Channel3_IRQHandler
|
|
|
|
|
.weak DMA0_Channel4_IRQHandler
|
|
|
|
|
.weak DMA0_Channel5_IRQHandler
|
|
|
|
|
.weak DMA0_Channel6_IRQHandler
|
|
|
|
|
.weak ADC0_1_IRQHandler
|
|
|
|
|
.weak CAN0_TX_IRQHandler
|
|
|
|
|
.weak CAN0_RX0_IRQHandler
|
|
|
|
|
.weak CAN0_RX1_IRQHandler
|
|
|
|
|
.weak CAN0_EWMC_IRQHandler
|
|
|
|
|
.weak EXTI5_9_IRQHandler
|
|
|
|
|
.weak TIMER0_BRK_IRQHandler
|
|
|
|
|
.weak TIMER0_UP_IRQHandler
|
|
|
|
|
.weak TIMER0_TRG_CMT_IRQHandler
|
|
|
|
|
.weak TIMER0_Channel_IRQHandler
|
|
|
|
|
.weak TIMER1_IRQHandler
|
|
|
|
|
.weak TIMER2_IRQHandler
|
|
|
|
|
.weak TIMER3_IRQHandler
|
|
|
|
|
.weak I2C0_EV_IRQHandler
|
|
|
|
|
.weak I2C0_ER_IRQHandler
|
|
|
|
|
.weak I2C1_EV_IRQHandler
|
|
|
|
|
.weak I2C1_ER_IRQHandler
|
|
|
|
|
.weak SPI0_IRQHandler
|
|
|
|
|
.weak SPI1_IRQHandler
|
|
|
|
|
.weak USART0_IRQHandler
|
|
|
|
|
.weak USART1_IRQHandler
|
|
|
|
|
.weak USART2_IRQHandler
|
|
|
|
|
.weak EXTI10_15_IRQHandler
|
|
|
|
|
.weak RTC_Alarm_IRQHandler
|
|
|
|
|
.weak USBFS_WKUP_IRQHandler
|
|
|
|
|
.weak EXMC_IRQHandler
|
|
|
|
|
.weak TIMER4_IRQHandler
|
|
|
|
|
.weak SPI2_IRQHandler
|
|
|
|
|
.weak UART3_IRQHandler
|
|
|
|
|
.weak UART4_IRQHandler
|
|
|
|
|
.weak TIMER5_IRQHandler
|
|
|
|
|
.weak TIMER6_IRQHandler
|
|
|
|
|
.weak DMA1_Channel0_IRQHandler
|
|
|
|
|
.weak DMA1_Channel1_IRQHandler
|
|
|
|
|
.weak DMA1_Channel2_IRQHandler
|
|
|
|
|
.weak DMA1_Channel3_IRQHandler
|
|
|
|
|
.weak DMA1_Channel4_IRQHandler
|
|
|
|
|
.weak CAN1_TX_IRQHandler
|
|
|
|
|
.weak CAN1_RX0_IRQHandler
|
|
|
|
|
.weak CAN1_RX1_IRQHandler
|
|
|
|
|
.weak CAN1_EWMC_IRQHandler
|
|
|
|
|
.weak USBFS_IRQHandler
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
vector_base:
|
|
|
|
|
j _start
|
|
|
|
|
.align 2
|
|
|
|
|
.word 0
|
|
|
|
|
.word 0
|
|
|
|
|
.word eclic_msip_handler
|
|
|
|
|
.word 0
|
|
|
|
|
.word 0
|
|
|
|
|
.word 0
|
|
|
|
|
.word eclic_mtip_handler
|
|
|
|
|
.word 0
|
|
|
|
|
.word 0
|
|
|
|
|
.word 0
|
|
|
|
|
.word 0
|
|
|
|
|
.word 0
|
|
|
|
|
.word 0
|
|
|
|
|
.word 0
|
|
|
|
|
.word 0
|
|
|
|
|
.word 0
|
|
|
|
|
.word eclic_bwei_handler
|
|
|
|
|
.word eclic_pmovi_handler
|
|
|
|
|
.word WWDGT_IRQHandler
|
|
|
|
|
.word LVD_IRQHandler
|
|
|
|
|
.word TAMPER_IRQHandler
|
|
|
|
|
.word RTC_IRQHandler
|
|
|
|
|
.word FMC_IRQHandler
|
|
|
|
|
.word RCU_IRQHandler
|
|
|
|
|
.word EXTI0_IRQHandler
|
|
|
|
|
.word EXTI1_IRQHandler
|
|
|
|
|
.word EXTI2_IRQHandler
|
|
|
|
|
.word EXTI3_IRQHandler
|
|
|
|
|
.word EXTI4_IRQHandler
|
|
|
|
|
.word DMA0_Channel0_IRQHandler
|
|
|
|
|
.word DMA0_Channel1_IRQHandler
|
|
|
|
|
.word DMA0_Channel2_IRQHandler
|
|
|
|
|
.word DMA0_Channel3_IRQHandler
|
|
|
|
|
.word DMA0_Channel4_IRQHandler
|
|
|
|
|
.word DMA0_Channel5_IRQHandler
|
|
|
|
|
.word DMA0_Channel6_IRQHandler
|
|
|
|
|
.word ADC0_1_IRQHandler
|
|
|
|
|
.word CAN0_TX_IRQHandler
|
|
|
|
|
.word CAN0_RX0_IRQHandler
|
|
|
|
|
.word CAN0_RX1_IRQHandler
|
|
|
|
|
.word CAN0_EWMC_IRQHandler
|
|
|
|
|
.word EXTI5_9_IRQHandler
|
|
|
|
|
.word TIMER0_BRK_IRQHandler
|
|
|
|
|
.word TIMER0_UP_IRQHandler
|
|
|
|
|
.word TIMER0_TRG_CMT_IRQHandler
|
|
|
|
|
.word TIMER0_Channel_IRQHandler
|
|
|
|
|
.word TIMER1_IRQHandler
|
|
|
|
|
.word TIMER2_IRQHandler
|
|
|
|
|
.word TIMER3_IRQHandler
|
|
|
|
|
.word I2C0_EV_IRQHandler
|
|
|
|
|
.word I2C0_ER_IRQHandler
|
|
|
|
|
.word I2C1_EV_IRQHandler
|
|
|
|
|
.word I2C1_ER_IRQHandler
|
|
|
|
|
.word SPI0_IRQHandler
|
|
|
|
|
.word SPI1_IRQHandler
|
|
|
|
|
.word USART0_IRQHandler
|
|
|
|
|
.word USART1_IRQHandler
|
|
|
|
|
.word USART2_IRQHandler
|
|
|
|
|
.word EXTI10_15_IRQHandler
|
|
|
|
|
.word RTC_Alarm_IRQHandler
|
|
|
|
|
.word USBFS_WKUP_IRQHandler
|
|
|
|
|
.word 0
|
|
|
|
|
.word 0
|
|
|
|
|
.word 0
|
|
|
|
|
.word 0
|
|
|
|
|
.word 0
|
|
|
|
|
.word EXMC_IRQHandler
|
|
|
|
|
.word 0
|
|
|
|
|
.word TIMER4_IRQHandler
|
|
|
|
|
.word SPI2_IRQHandler
|
|
|
|
|
.word UART3_IRQHandler
|
|
|
|
|
.word UART4_IRQHandler
|
|
|
|
|
.word TIMER5_IRQHandler
|
|
|
|
|
.word TIMER6_IRQHandler
|
|
|
|
|
.word DMA1_Channel0_IRQHandler
|
|
|
|
|
.word DMA1_Channel1_IRQHandler
|
|
|
|
|
.word DMA1_Channel2_IRQHandler
|
|
|
|
|
.word DMA1_Channel3_IRQHandler
|
|
|
|
|
.word DMA1_Channel4_IRQHandler
|
|
|
|
|
.word 0
|
|
|
|
|
.word 0
|
|
|
|
|
.word CAN1_TX_IRQHandler
|
|
|
|
|
.word CAN1_RX0_IRQHandler
|
|
|
|
|
.word CAN1_RX1_IRQHandler
|
|
|
|
|
.word CAN1_EWMC_IRQHandler
|
|
|
|
|
.word USBFS_IRQHandler
|
|
|
|
|
|
|
|
|
|
.globl _start
|
|
|
|
|
.type _start,@function
|
|
|
|
|
|
|
|
|
|
_start:
|
|
|
|
|
|
|
|
|
|
/* Jump to logical address first to ensure correct operation of RAM region */
|
|
|
|
|
la a0, _start
|
|
|
|
|
li a1, 1
|
|
|
|
|
slli a1, a1, 29
|
|
|
|
|
bleu a1, a0, _start0800
|
|
|
|
|
srli a1, a1, 2
|
|
|
|
|
bleu a1, a0, _start0800
|
|
|
|
|
la a0, _start0800
|
|
|
|
|
add a0, a0, a1
|
|
|
|
|
jr a0
|
|
|
|
|
|
|
|
|
|
_start0800:
|
|
|
|
|
|
|
|
|
|
/* Set the the NMI base to share with mtvec by setting CSR_MMISC_CTL */
|
|
|
|
|
li t0, 0x200
|
|
|
|
|
csrs CSR_MMISC_CTL, t0
|
|
|
|
|
|
|
|
|
|
/* Intial the mtvt*/
|
|
|
|
|
la t0, vector_base
|
|
|
|
|
csrw CSR_MTVT, t0
|
|
|
|
|
|
|
|
|
|
/* Intial the mtvt2 and enable it*/
|
|
|
|
|
la t0, irq_entry
|
|
|
|
|
csrw CSR_MIRQ_ENTRY, t0
|
|
|
|
|
csrs CSR_MIRQ_ENTRY, 0x1
|
|
|
|
|
|
|
|
|
|
/* Intial the CSR MTVEC for the Trap ane NMI base addr*/
|
|
|
|
|
la t0, trap_entry
|
|
|
|
|
csrw CSR_MTVEC, t0
|
|
|
|
|
|
|
|
|
|
#ifdef __riscv_flen
|
|
|
|
|
/* Enable FPU */
|
|
|
|
|
li t0, MSTATUS_FS
|
|
|
|
|
csrs mstatus, t0
|
|
|
|
|
csrw fcsr, x0
|
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
.option push
|
|
|
|
|
.option norelax
|
|
|
|
|
la gp, __global_pointer$
|
|
|
|
|
.option pop
|
|
|
|
|
la sp, _sp
|
|
|
|
|
|
|
|
|
|
/* Load data section */
|
|
|
|
|
la a0, _data_lma
|
|
|
|
|
la a1, _data
|
|
|
|
|
la a2, _edata
|
|
|
|
|
bgeu a1, a2, 2f
|
|
|
|
|
1:
|
|
|
|
|
lw t0, (a0)
|
|
|
|
|
sw t0, (a1)
|
|
|
|
|
addi a0, a0, 4
|
|
|
|
|
addi a1, a1, 4
|
|
|
|
|
bltu a1, a2, 1b
|
|
|
|
|
2:
|
|
|
|
|
/* Clear bss section */
|
|
|
|
|
la a0, __bss_start
|
|
|
|
|
la a1, _end
|
|
|
|
|
bgeu a0, a1, 2f
|
|
|
|
|
1:
|
|
|
|
|
sw zero, (a0)
|
|
|
|
|
addi a0, a0, 4
|
|
|
|
|
bltu a0, a1, 1b
|
|
|
|
|
2:
|
|
|
|
|
/* Call global constructors */
|
|
|
|
|
la a0, __libc_fini_array
|
|
|
|
|
call atexit
|
|
|
|
|
call __libc_init_array
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
/* argc = argv = 0 */
|
|
|
|
|
li a0, 0
|
|
|
|
|
li a1, 0
|
|
|
|
|
call entry
|
2021-10-26 12:51:32 +08:00
|
|
|
/* tail exit */
|
2019-07-24 17:03:26 +08:00
|
|
|
|
|
|
|
|
1:
|
|
|
|
|
j 1b
|
