85 lines
2.0 KiB
C
85 lines
2.0 KiB
C
|
/*
|
||
|
|
* File : drv_cache.c
|
||
|
|
* This file is part of RT-Thread RTOS
|
||
|
|
* COPYRIGHT (C) 2006 - 2018, RT-Thread Development Team
|
||
|
|
*
|
||
|
|
* This program is free software; you can redistribute it and/or modify
|
||
|
|
* it under the terms of the GNU General Public License as published by
|
||
|
|
* the Free Software Foundation; either version 2 of the License, or
|
||
|
|
* (at your option) any later version.
|
||
|
|
*
|
||
|
|
* This program is distributed in the hope that it will be useful,
|
||
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||
|
|
* GNU General Public License for more details.
|
||
|
|
*
|
||
|
|
* You should have received a copy of the GNU General Public License along
|
||
|
|
* with this program; if not, write to the Free Software Foundation, Inc.,
|
||
|
|
* 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA.
|
||
|
|
*
|
||
|
|
* Change Logs:
|
||
|
|
* Date Author Notes
|
||
|
|
* 2018-05-17 ZYH first implementation
|
||
|
|
*/
|
||
|
|
#include <rthw.h>
|
||
|
|
#include <stm32f7xx.h>
|
||
|
|
void rt_hw_cpu_icache_enable(void)
|
||
|
|
{
|
||
|
|
SCB_EnableICache();
|
||
|
|
}
|
||
|
|
|
||
|
|
void rt_hw_cpu_icache_disable(void)
|
||
|
|
{
|
||
|
|
SCB_DisableICache();
|
||
|
|
}
|
||
|
|
|
||
|
|
rt_base_t rt_hw_cpu_icache_status(void)
|
||
|
|
{
|
||
|
|
return 0;
|
||
|
|
}
|
||
|
|
|
||
|
|
void rt_hw_cpu_icache_ops(int ops, void *addr, int size)
|
||
|
|
{
|
||
|
|
UNUSED(addr);
|
||
|
|
UNUSED(size);
|
||
|
|
if (ops & RT_HW_CACHE_INVALIDATE)
|
||
|
|
{
|
||
|
|
SCB_InvalidateICache();
|
||
|
|
}
|
||
|
|
}
|
||
|
|
|
||
|
|
void rt_hw_cpu_dcache_enable(void)
|
||
|
|
{
|
||
|
|
SCB_EnableDCache();
|
||
|
|
}
|
||
|
|
|
||
|
|
void rt_hw_cpu_dcache_disable(void)
|
||
|
|
{
|
||
|
|
SCB_DisableDCache();
|
||
|
|
}
|
||
|
|
|
||
|
|
rt_base_t rt_hw_cpu_dcache_status(void)
|
||
|
|
{
|
||
|
|
return 0;
|
||
|
|
}
|
||
|
|
|
||
|
|
void rt_hw_cpu_dcache_ops(int ops, void *addr, int size)
|
||
|
|
{
|
||
|
|
if (ops & (RT_HW_CACHE_FLUSH | RT_HW_CACHE_INVALIDATE))
|
||
|
|
{
|
||
|
|
SCB_CleanInvalidateDCache_by_Addr(addr, size);
|
||
|
|
}
|
||
|
|
else if (ops & RT_HW_CACHE_FLUSH)
|
||
|
|
{
|
||
|
|
SCB_CleanDCache_by_Addr(addr, size);
|
||
|
|
}
|
||
|
|
else if (ops & RT_HW_CACHE_INVALIDATE)
|
||
|
|
{
|
||
|
|
SCB_InvalidateDCache_by_Addr(addr, size);
|
||
|
|
}
|
||
|
|
else
|
||
|
|
{
|
||
|
|
RT_ASSERT(0);
|
||
|
|
}
|
||
|
|
}
|