2022-12-07 11:13:25 +08:00
|
|
|
/*
|
|
|
|
* Copyright (c) 2006-2021, RT-Thread Development Team
|
|
|
|
*
|
|
|
|
* SPDX-License-Identifier: Apache-2.0
|
|
|
|
*
|
|
|
|
* Change Logs:
|
|
|
|
* Date Author Notes
|
|
|
|
* 2022-11-09 shelton first version
|
2023-01-30 09:44:30 +08:00
|
|
|
* 2023-01-31 shelton add support f421/f425
|
2022-12-07 11:13:25 +08:00
|
|
|
*/
|
|
|
|
|
|
|
|
#ifndef __DRV_DMA_H__
|
|
|
|
#define __DRV_DMA_H__
|
|
|
|
|
|
|
|
#ifdef __cplusplus
|
|
|
|
extern "C" {
|
|
|
|
#endif
|
|
|
|
|
|
|
|
#include <rtdevice.h>
|
|
|
|
#include <rtthread.h>
|
|
|
|
#include "drv_common.h"
|
|
|
|
|
|
|
|
#define DMA_GLO_FLAG 0x0001U
|
|
|
|
#define DMA_FDT_FLAG 0x0002U
|
|
|
|
#define DMA_HDT_FLAG 0x0004U
|
|
|
|
#define DMA_DTE_FLAG 0x0008U
|
|
|
|
|
|
|
|
struct dma_config {
|
|
|
|
dma_type *dma_x;
|
|
|
|
rt_uint8_t channel_index;
|
|
|
|
rt_bool_t dma_done;
|
|
|
|
dma_channel_type *dma_channel;
|
|
|
|
crm_periph_clock_type dma_clock;
|
|
|
|
IRQn_Type dma_irqn;
|
2023-01-30 09:44:30 +08:00
|
|
|
#if defined (SOC_SERIES_AT32F425)
|
|
|
|
rt_uint8_t flex_channel;
|
|
|
|
rt_uint32_t request_id;
|
|
|
|
#endif
|
2022-12-07 11:13:25 +08:00
|
|
|
#if defined (SOC_SERIES_AT32F435) || defined (SOC_SERIES_AT32F437)
|
|
|
|
dmamux_channel_type *dmamux_channel;
|
|
|
|
rt_uint32_t request_id;
|
|
|
|
#endif
|
|
|
|
};
|
|
|
|
|
|
|
|
#ifdef __cplusplus
|
|
|
|
}
|
|
|
|
#endif
|
|
|
|
|
|
|
|
#endif /*__DRV_DMA_H__ */
|
|
|
|
|
|
|
|
/************************** end of file ******************/
|