libs/rt-thread-official
libs
/
rt-thread-official
mirror of https://github.com/RT-Thread/rt-thread.git
4
0
Fork 0
Code Issues Releases Wiki Activity
rt-thread-official/libcpu/mips/common/exception.h

29 lines
706 B
C
Raw Normal View History

convert end of line
2013-01-08 21:05:02 +08:00
/*
[libcpu] auto formatted
2021-03-27 17:51:56 +08:00
* Copyright (c) 2006-2021, RT-Thread Development Team
convert end of line
2013-01-08 21:05:02 +08:00
*
[libcpu] Refine MIPS common code MIPS common code was highly duplicated, This commit is a attempt to clean-up and refine these code. The context and exception handle flow is mostly identical with Linux, but a notable difference is that when FPU enabled, we save FP registers in stackframe unconditionally. Signed-off-by: Jiaxun Yang <jiaxun.yang@flygoat.com>
2019-12-07 00:54:03 +08:00
* SPDX-License-Identifier: Apache-2.0
convert end of line
2013-01-08 21:05:02 +08:00
*
* Change Logs:
* Date Author Notes
[libcpu] Refine MIPS common code MIPS common code was highly duplicated, This commit is a attempt to clean-up and refine these code. The context and exception handle flow is mostly identical with Linux, but a notable difference is that when FPU enabled, we save FP registers in stackframe unconditionally. Signed-off-by: Jiaxun Yang <jiaxun.yang@flygoat.com>
2019-12-07 00:54:03 +08:00
* 2019-12-04 Jiaxun Yang Initial version
convert end of line
2013-01-08 21:05:02 +08:00
*/
[libcpu] Refine MIPS common code MIPS common code was highly duplicated, This commit is a attempt to clean-up and refine these code. The context and exception handle flow is mostly identical with Linux, but a notable difference is that when FPU enabled, we save FP registers in stackframe unconditionally. Signed-off-by: Jiaxun Yang <jiaxun.yang@flygoat.com>
2019-12-07 00:54:03 +08:00
convert end of line
2013-01-08 21:05:02 +08:00
#ifndef __EXCEPTION_H__
#define __EXCEPTION_H__
[libcpu] Refine MIPS common code MIPS common code was highly duplicated, This commit is a attempt to clean-up and refine these code. The context and exception handle flow is mostly identical with Linux, but a notable difference is that when FPU enabled, we save FP registers in stackframe unconditionally. Signed-off-by: Jiaxun Yang <jiaxun.yang@flygoat.com>
2019-12-07 00:54:03 +08:00
#include "ptrace.h"
convert end of line
2013-01-08 21:05:02 +08:00
[libcpu] Refine MIPS common code MIPS common code was highly duplicated, This commit is a attempt to clean-up and refine these code. The context and exception handle flow is mostly identical with Linux, but a notable difference is that when FPU enabled, we save FP registers in stackframe unconditionally. Signed-off-by: Jiaxun Yang <jiaxun.yang@flygoat.com>
2019-12-07 00:54:03 +08:00
#ifndef __ASSEMBLY__
convert end of line
2013-01-08 21:05:02 +08:00
[libcpu] Refine MIPS common code MIPS common code was highly duplicated, This commit is a attempt to clean-up and refine these code. The context and exception handle flow is mostly identical with Linux, but a notable difference is that when FPU enabled, we save FP registers in stackframe unconditionally. Signed-off-by: Jiaxun Yang <jiaxun.yang@flygoat.com>
2019-12-07 00:54:03 +08:00
typedef void (* exception_func_t)(struct pt_regs *regs);
convert end of line
2013-01-08 21:05:02 +08:00
[libcpu] Refine MIPS common code MIPS common code was highly duplicated, This commit is a attempt to clean-up and refine these code. The context and exception handle flow is mostly identical with Linux, but a notable difference is that when FPU enabled, we save FP registers in stackframe unconditionally. Signed-off-by: Jiaxun Yang <jiaxun.yang@flygoat.com>
2019-12-07 00:54:03 +08:00
extern int rt_hw_exception_init(void);
convert end of line
2013-01-08 21:05:02 +08:00
extern exception_func_t sys_exception_handlers[];
[libcpu] Refine MIPS common code MIPS common code was highly duplicated, This commit is a attempt to clean-up and refine these code. The context and exception handle flow is mostly identical with Linux, but a notable difference is that when FPU enabled, we save FP registers in stackframe unconditionally. Signed-off-by: Jiaxun Yang <jiaxun.yang@flygoat.com>
2019-12-07 00:54:03 +08:00
extern void rt_do_mips_cpu_irq(rt_uint32_t ip);
convert end of line
2013-01-08 21:05:02 +08:00
exception_func_t rt_set_except_vector(int n, exception_func_t func);
[libcpu] Refine MIPS common code MIPS common code was highly duplicated, This commit is a attempt to clean-up and refine these code. The context and exception handle flow is mostly identical with Linux, but a notable difference is that when FPU enabled, we save FP registers in stackframe unconditionally. Signed-off-by: Jiaxun Yang <jiaxun.yang@flygoat.com>
2019-12-07 00:54:03 +08:00
extern void mips_mask_cpu_irq(rt_uint32_t irq);
extern void mips_unmask_cpu_irq(rt_uint32_t irq);
#endif
convert end of line
2013-01-08 21:05:02 +08:00
#endif /* end of __EXCEPTION_H__ */