rt-thread-official/libcpu/aarch64/common/vector_gcc.S

61 lines
1.5 KiB
ArmAsm
Raw Normal View History

2020-01-10 10:38:21 +08:00
/*
* Copyright (c) 2006-2020, RT-Thread Development Team
2020-01-15 16:46:19 +08:00
*
* SPDX-License-Identifier: Apache-2.0
*
2020-01-10 10:38:21 +08:00
* Date Author Notes
* 2018-10-06 ZhaoXiaowei the first version
2020-01-10 10:38:21 +08:00
*/
.text
2020-01-10 10:38:21 +08:00
.globl system_vectors
.globl vector_exception
2020-01-10 10:38:21 +08:00
.globl vector_irq
.globl vector_fiq
system_vectors:
.align 11
.set VBAR, system_vectors
.org VBAR
/* Exception from CurrentEL (EL1) with SP_EL0 (SPSEL=1) */
.org (VBAR + 0x00 + 0)
B vector_serror /* Synchronous */
.org (VBAR + 0x80 + 0)
B vector_serror /* IRQ/vIRQ */
.org (VBAR + 0x100 + 0)
B vector_serror /* FIQ/vFIQ */
.org (VBAR + 0x180 + 0)
B vector_serror /* Error/vError */
2020-01-10 10:38:21 +08:00
/* Exception from CurrentEL (EL1) with SP_ELn */
.org (VBAR + 0x200 + 0)
B vector_exception /* Synchronous */
.org (VBAR + 0x280 + 0)
B vector_irq /* IRQ/vIRQ */
.org (VBAR + 0x300 + 0)
B vector_fiq /* FIQ/vFIQ */
.org (VBAR + 0x380 + 0)
B vector_serror
2020-01-10 10:38:21 +08:00
/* Exception from lower EL, aarch64 */
.org (VBAR + 0x400 + 0)
B vector_exception
.org (VBAR + 0x480 + 0)
B vector_irq
.org (VBAR + 0x500 + 0)
B vector_fiq
.org (VBAR + 0x580 + 0)
B vector_serror
2020-01-10 10:38:21 +08:00
/* Exception from lower EL, aarch32 */
.org (VBAR + 0x600 + 0)
B vector_serror
.org (VBAR + 0x680 + 0)
B vector_serror
.org (VBAR + 0x700 + 0)
B vector_serror
.org (VBAR + 0x780 + 0)
B vector_serror