2021-10-06 16:50:57 +08:00
|
|
|
/* generated HAL source file - do not edit */
|
|
|
|
|
#include "hal_data.h"
|
2021-11-03 20:40:06 +08:00
|
|
|
icu_instance_ctrl_t g_external_irq0_ctrl;
|
|
|
|
|
const external_irq_cfg_t g_external_irq0_cfg =
|
|
|
|
|
{
|
|
|
|
|
.channel = 0,
|
|
|
|
|
.trigger = EXTERNAL_IRQ_TRIG_RISING,
|
|
|
|
|
.filter_enable = false,
|
|
|
|
|
.pclk_div = EXTERNAL_IRQ_PCLK_DIV_BY_64,
|
2022-07-07 17:12:56 +08:00
|
|
|
.p_callback = irq_callback,
|
2022-01-04 19:27:04 +08:00
|
|
|
/** If NULL then do not add & */
|
|
|
|
|
#if defined(NULL)
|
2021-11-03 20:40:06 +08:00
|
|
|
.p_context = NULL,
|
2022-01-04 19:27:04 +08:00
|
|
|
#else
|
|
|
|
|
.p_context = &NULL,
|
|
|
|
|
#endif
|
2021-11-03 20:40:06 +08:00
|
|
|
.p_extend = NULL,
|
|
|
|
|
.ipl = (12),
|
|
|
|
|
#if defined(VECTOR_NUMBER_ICU_IRQ0)
|
|
|
|
|
.irq = VECTOR_NUMBER_ICU_IRQ0,
|
|
|
|
|
#else
|
|
|
|
|
.irq = FSP_INVALID_VECTOR,
|
|
|
|
|
#endif
|
|
|
|
|
};
|
|
|
|
|
/* Instance structure to use this module. */
|
|
|
|
|
const external_irq_instance_t g_external_irq0 =
|
|
|
|
|
{
|
|
|
|
|
.p_ctrl = &g_external_irq0_ctrl,
|
|
|
|
|
.p_cfg = &g_external_irq0_cfg,
|
|
|
|
|
.p_api = &g_external_irq_on_icu
|
|
|
|
|
};
|
2021-10-06 16:50:57 +08:00
|
|
|
sci_uart_instance_ctrl_t g_uart7_ctrl;
|
|
|
|
|
|
|
|
|
|
baud_setting_t g_uart7_baud_setting =
|
|
|
|
|
{
|
|
|
|
|
/* Baud rate calculated with 0.469% error. */ .abcse = 0, .abcs = 0, .bgdm = 1, .cks = 0, .brr = 53, .mddr = (uint8_t) 256, .brme = false
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
/** UART extended configuration for UARTonSCI HAL driver */
|
|
|
|
|
const sci_uart_extended_cfg_t g_uart7_cfg_extend =
|
|
|
|
|
{
|
|
|
|
|
.clock = SCI_UART_CLOCK_INT,
|
|
|
|
|
.rx_edge_start = SCI_UART_START_BIT_FALLING_EDGE,
|
|
|
|
|
.noise_cancel = SCI_UART_NOISE_CANCELLATION_DISABLE,
|
|
|
|
|
.rx_fifo_trigger = SCI_UART_RX_FIFO_TRIGGER_MAX,
|
|
|
|
|
.p_baud_setting = &g_uart7_baud_setting,
|
|
|
|
|
.flow_control = SCI_UART_FLOW_CONTROL_RTS,
|
|
|
|
|
#if 0xFF != 0xFF
|
|
|
|
|
.flow_control_pin = BSP_IO_PORT_FF_PIN_0xFF,
|
|
|
|
|
#else
|
|
|
|
|
.flow_control_pin = (bsp_io_port_pin_t) UINT16_MAX,
|
|
|
|
|
#endif
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
/** UART interface configuration */
|
|
|
|
|
const uart_cfg_t g_uart7_cfg =
|
|
|
|
|
{
|
|
|
|
|
.channel = 7,
|
|
|
|
|
.data_bits = UART_DATA_BITS_8,
|
|
|
|
|
.parity = UART_PARITY_OFF,
|
|
|
|
|
.stop_bits = UART_STOP_BITS_1,
|
2022-03-11 09:17:46 +08:00
|
|
|
.p_callback = user_uart7_callback,
|
2021-10-06 16:50:57 +08:00
|
|
|
.p_context = NULL,
|
|
|
|
|
.p_extend = &g_uart7_cfg_extend,
|
|
|
|
|
#define RA_NOT_DEFINED (1)
|
|
|
|
|
#if (RA_NOT_DEFINED == RA_NOT_DEFINED)
|
|
|
|
|
.p_transfer_tx = NULL,
|
|
|
|
|
#else
|
|
|
|
|
.p_transfer_tx = &RA_NOT_DEFINED,
|
|
|
|
|
#endif
|
|
|
|
|
#if (RA_NOT_DEFINED == RA_NOT_DEFINED)
|
|
|
|
|
.p_transfer_rx = NULL,
|
|
|
|
|
#else
|
|
|
|
|
.p_transfer_rx = &RA_NOT_DEFINED,
|
|
|
|
|
#endif
|
|
|
|
|
#undef RA_NOT_DEFINED
|
|
|
|
|
.rxi_ipl = (12),
|
|
|
|
|
.txi_ipl = (12),
|
|
|
|
|
.tei_ipl = (12),
|
|
|
|
|
.eri_ipl = (12),
|
|
|
|
|
#if defined(VECTOR_NUMBER_SCI7_RXI)
|
|
|
|
|
.rxi_irq = VECTOR_NUMBER_SCI7_RXI,
|
|
|
|
|
#else
|
|
|
|
|
.rxi_irq = FSP_INVALID_VECTOR,
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(VECTOR_NUMBER_SCI7_TXI)
|
|
|
|
|
.txi_irq = VECTOR_NUMBER_SCI7_TXI,
|
|
|
|
|
#else
|
|
|
|
|
.txi_irq = FSP_INVALID_VECTOR,
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(VECTOR_NUMBER_SCI7_TEI)
|
|
|
|
|
.tei_irq = VECTOR_NUMBER_SCI7_TEI,
|
|
|
|
|
#else
|
|
|
|
|
.tei_irq = FSP_INVALID_VECTOR,
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(VECTOR_NUMBER_SCI7_ERI)
|
|
|
|
|
.eri_irq = VECTOR_NUMBER_SCI7_ERI,
|
|
|
|
|
#else
|
|
|
|
|
.eri_irq = FSP_INVALID_VECTOR,
|
|
|
|
|
#endif
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
/* Instance structure to use this module. */
|
|
|
|
|
const uart_instance_t g_uart7 =
|
|
|
|
|
{
|
|
|
|
|
.p_ctrl = &g_uart7_ctrl,
|
|
|
|
|
.p_cfg = &g_uart7_cfg,
|
|
|
|
|
.p_api = &g_uart_on_sci
|
|
|
|
|
};
|
|
|
|
|
void g_hal_init(void) {
|
|
|
|
|
g_common_init();
|
|
|
|
|
}
|
