rt-thread-official/bsp/synwit/swm320/libraries/SWM320_StdPeriph_Driver/SWM320_pwm.c

652 lines
26 KiB
C
Raw Normal View History

2021-09-13 21:04:42 +08:00
/******************************************************************************************************************************************
* : SWM320_pwm.c
* : SWM320单片机的PWM功能驱动库
* : http://www.synwit.com.cn/e/tool/gbook/?bid=1
2021-05-06 10:10:29 +08:00
* :
2021-09-13 21:04:42 +08:00
* : V1.1.0 20171025
* :
2021-02-18 13:29:12 +08:00
*
*
*******************************************************************************************************************************************
* @attention
*
2021-09-13 21:04:42 +08:00
* THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS WITH CODING INFORMATION
* REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME. AS A RESULT, SYNWIT SHALL NOT BE HELD LIABLE
* FOR ANY DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE CONTENT
2021-02-18 13:29:12 +08:00
* OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING INFORMATION CONTAINED HEREIN IN CONN-
* -ECTION WITH THEIR PRODUCTS.
*
2021-09-13 21:04:42 +08:00
* COPYRIGHT 2012 Synwit Technology
2021-02-18 13:29:12 +08:00
*******************************************************************************************************************************************/
#include "SWM320.h"
#include "SWM320_pwm.h"
2021-09-13 21:04:42 +08:00
/******************************************************************************************************************************************
* : PWM_Init()
* : PWM初始化
* : PWM_TypeDef * PWMx PWMPWM0PWM1PWM2PWM3PWM4PWM5
* PWM_InitStructure * initStruct PWM相关设定值的结构体
2021-05-06 10:10:29 +08:00
* :
* :
2021-02-18 13:29:12 +08:00
******************************************************************************************************************************************/
void PWM_Init(PWM_TypeDef * PWMx, PWM_InitStructure * initStruct)
2021-02-18 13:29:12 +08:00
{
2021-05-06 10:42:41 +08:00
uint32_t bit_offset = 0;
SYS->CLKEN |= (0x01 << SYS_CLKEN_PWM_Pos);
SYS->CLKDIV &= ~SYS_CLKDIV_PWM_Msk;
SYS->CLKDIV |= (initStruct->clk_div << SYS_CLKDIV_PWM_Pos);
PWM_Stop(PWMx, 1, 1); //一些关键寄存器只能在PWM停止时设置
2021-05-06 10:42:41 +08:00
PWMx->MODE = initStruct->mode;
PWMx->PERA = initStruct->cycleA;
PWMx->HIGHA = initStruct->hdutyA;
PWMx->DZA = initStruct->deadzoneA;
PWMx->PERB = initStruct->cycleB;
PWMx->HIGHB = initStruct->hdutyB;
PWMx->DZB = initStruct->deadzoneB;
PWMx->INIOUT &= ~(PWM_INIOUT_PWMA_Msk | PWM_INIOUT_PWMB_Msk);
PWMx->INIOUT |= (initStruct->initLevelA << PWM_INIOUT_PWMA_Pos) |
(initStruct->initLevelB << PWM_INIOUT_PWMB_Pos);
PWMG->IM = 0x00000000;
switch((uint32_t)PWMx)
2021-05-06 10:42:41 +08:00
{
case((uint32_t)PWM0):
2021-05-06 10:42:41 +08:00
bit_offset = 0;
break;
case((uint32_t)PWM1):
2021-05-06 10:42:41 +08:00
bit_offset = 2;
break;
case((uint32_t)PWM2):
2021-05-06 10:42:41 +08:00
bit_offset = 4;
break;
case((uint32_t)PWM3):
2021-05-06 10:42:41 +08:00
bit_offset = 6;
break;
case((uint32_t)PWM4):
2021-05-06 10:42:41 +08:00
bit_offset = 8;
break;
case((uint32_t)PWM5):
2021-05-06 10:42:41 +08:00
bit_offset = 10;
break;
}
PWMG->IRS = ((0x01 << bit_offset) | (0x01 << (bit_offset+1)) | (0x01 << (bit_offset+12)) | (0x01 << (bit_offset+13))); //清除中断标志
PWMG->IE &= ~((0x01 << bit_offset) | (0x01 << (bit_offset+1)) | (0x01 << (bit_offset+12)) | (0x01 << (bit_offset+13)));
PWMG->IE |= (initStruct->NCycleAIEn << bit_offset) | (initStruct->NCycleBIEn << (bit_offset+1)) |
(initStruct->HEndAIEn << (bit_offset+12)) | (initStruct->HEndBIEn << (bit_offset+13));
2021-05-06 10:42:41 +08:00
if(initStruct->NCycleAIEn | initStruct->NCycleBIEn | initStruct->HEndAIEn | initStruct->HEndBIEn)
2021-05-06 10:42:41 +08:00
{
NVIC_EnableIRQ(PWM_IRQn);
}
else if((PWMG->IE & (~((0x01 << bit_offset) | (0x01 << (bit_offset+1)) | (0x01 << (bit_offset+12)) | (0x01 << (bit_offset+13))))) == 0)
2021-05-06 10:42:41 +08:00
{
NVIC_DisableIRQ(PWM_IRQn);
}
2021-02-18 13:29:12 +08:00
}
2021-09-13 21:04:42 +08:00
/******************************************************************************************************************************************
* : PWM_Start()
* : PWMPWM输出
* : PWM_TypeDef * PWMx PWMPWM0PWM1PWM2PWM3PWM4PWM5
* uint32_t chA 0 A不启动 1 A启动
* uint32_t chB 0 B不启动 1 B启动
2021-05-06 10:10:29 +08:00
* :
* :
2021-02-18 13:29:12 +08:00
******************************************************************************************************************************************/
void PWM_Start(PWM_TypeDef * PWMx, uint32_t chA, uint32_t chB)
2021-02-18 13:29:12 +08:00
{
switch((uint32_t)PWMx)
2021-05-06 10:42:41 +08:00
{
case((uint32_t)PWM0):
2021-05-06 10:42:41 +08:00
PWMG->CHEN |= (chA << PWMG_CHEN_PWM0A_Pos) | (chB << PWMG_CHEN_PWM0B_Pos);
break;
case((uint32_t)PWM1):
2021-05-06 10:42:41 +08:00
PWMG->CHEN |= (chA << PWMG_CHEN_PWM1A_Pos) | (chB << PWMG_CHEN_PWM1B_Pos);
break;
case((uint32_t)PWM2):
2021-05-06 10:42:41 +08:00
PWMG->CHEN |= (chA << PWMG_CHEN_PWM2A_Pos) | (chB << PWMG_CHEN_PWM2B_Pos);
break;
case((uint32_t)PWM3):
2021-05-06 10:42:41 +08:00
PWMG->CHEN |= (chA << PWMG_CHEN_PWM3A_Pos) | (chB << PWMG_CHEN_PWM3B_Pos);
break;
case((uint32_t)PWM4):
2021-05-06 10:42:41 +08:00
PWMG->CHEN |= (chA << PWMG_CHEN_PWM4A_Pos) | (chB << PWMG_CHEN_PWM4B_Pos);
break;
case((uint32_t)PWM5):
2021-05-06 10:42:41 +08:00
PWMG->CHEN |= (chA << PWMG_CHEN_PWM5A_Pos) | (chB << PWMG_CHEN_PWM5B_Pos);
break;
}
2021-02-18 13:29:12 +08:00
}
2021-09-13 21:04:42 +08:00
/******************************************************************************************************************************************
* : PWM_Stop()
* : PWMPWM输出
* : PWM_TypeDef * PWMx PWMPWM0PWM1PWM2PWM3PWM4PWM5
* uint32_t chA 0 A不关闭 1 A关闭
* uint32_t chB 0 B不关闭 1 B关闭
2021-05-06 10:10:29 +08:00
* :
* :
2021-02-18 13:29:12 +08:00
******************************************************************************************************************************************/
void PWM_Stop(PWM_TypeDef * PWMx, uint32_t chA, uint32_t chB)
2021-02-18 13:29:12 +08:00
{
switch((uint32_t)PWMx)
2021-05-06 10:42:41 +08:00
{
case((uint32_t)PWM0):
2021-05-06 10:42:41 +08:00
PWMG->CHEN &= ~((chA << PWMG_CHEN_PWM0A_Pos) | (chB << PWMG_CHEN_PWM0B_Pos));
break;
case((uint32_t)PWM1):
2021-05-06 10:42:41 +08:00
PWMG->CHEN &= ~((chA << PWMG_CHEN_PWM1A_Pos) | (chB << PWMG_CHEN_PWM1B_Pos));
break;
case((uint32_t)PWM2):
2021-05-06 10:42:41 +08:00
PWMG->CHEN &= ~((chA << PWMG_CHEN_PWM2A_Pos) | (chB << PWMG_CHEN_PWM2B_Pos));
break;
case((uint32_t)PWM3):
2021-05-06 10:42:41 +08:00
PWMG->CHEN &= ~((chA << PWMG_CHEN_PWM3A_Pos) | (chB << PWMG_CHEN_PWM3B_Pos));
break;
case((uint32_t)PWM4):
2021-05-06 10:42:41 +08:00
PWMG->CHEN &= ~((chA << PWMG_CHEN_PWM4A_Pos) | (chB << PWMG_CHEN_PWM4B_Pos));
break;
case((uint32_t)PWM5):
2021-05-06 10:42:41 +08:00
PWMG->CHEN &= ~((chA << PWMG_CHEN_PWM5A_Pos) | (chB << PWMG_CHEN_PWM5B_Pos));
break;
}
2021-02-18 13:29:12 +08:00
}
2021-09-13 21:04:42 +08:00
/******************************************************************************************************************************************
* : PWM_SetCycle()
* :
* : PWM_TypeDef * PWMx PWMPWM0PWM1PWM2PWM3PWM4PWM5
* uint32_t chn PWM_CH_APWM_CH_B
* uint16_t cycle
2021-05-06 10:10:29 +08:00
* :
* :
2021-02-18 13:29:12 +08:00
******************************************************************************************************************************************/
void PWM_SetCycle(PWM_TypeDef * PWMx, uint32_t chn, uint16_t cycle)
2021-02-18 13:29:12 +08:00
{
if(chn == PWM_CH_A)
2021-05-06 10:42:41 +08:00
PWMx->PERA = cycle;
else if(chn == PWM_CH_B)
2021-05-06 10:42:41 +08:00
PWMx->PERB = cycle;
2021-02-18 13:29:12 +08:00
}
2021-09-13 21:04:42 +08:00
/******************************************************************************************************************************************
* : PWM_GetCycle()
* :
* : PWM_TypeDef * PWMx PWMPWM0PWM1PWM2PWM3PWM4PWM5
* uint32_t chn PWM_CH_APWM_CH_B
* : uint16_t
2021-05-06 10:10:29 +08:00
* :
2021-02-18 13:29:12 +08:00
******************************************************************************************************************************************/
uint16_t PWM_GetCycle(PWM_TypeDef * PWMx, uint32_t chn)
2021-02-18 13:29:12 +08:00
{
2021-05-06 10:42:41 +08:00
uint16_t cycle = 0;
if(chn == PWM_CH_A)
2021-05-06 10:42:41 +08:00
cycle = PWMx->PERA;
else if(chn == PWM_CH_B)
2021-05-06 10:42:41 +08:00
cycle = PWMx->PERB;
return cycle;
2021-02-18 13:29:12 +08:00
}
2021-09-13 21:04:42 +08:00
/******************************************************************************************************************************************
* : PWM_SetHDuty()
* :
* : PWM_TypeDef * PWMx PWMPWM0PWM1PWM2PWM3PWM4PWM5
* uint32_t chn PWM_CH_APWM_CH_B
* uint16_t hduty
2021-05-06 10:10:29 +08:00
* :
* :
2021-02-18 13:29:12 +08:00
******************************************************************************************************************************************/
void PWM_SetHDuty(PWM_TypeDef * PWMx, uint32_t chn, uint16_t hduty)
2021-02-18 13:29:12 +08:00
{
if(chn == PWM_CH_A)
2021-05-06 10:42:41 +08:00
PWMx->HIGHA = hduty;
else if(chn == PWM_CH_B)
2021-05-06 10:42:41 +08:00
PWMx->HIGHB = hduty;
2021-02-18 13:29:12 +08:00
}
2021-09-13 21:04:42 +08:00
/******************************************************************************************************************************************
* : PWM_GetHDuty()
2021-05-06 10:10:29 +08:00
* :
2021-09-13 21:04:42 +08:00
* : PWM_TypeDef * PWMx PWMPWM0PWM1PWM2PWM3PWM4PWM5
* uint32_t chn PWM_CH_APWM_CH_B
* : uint16_t
2021-05-06 10:10:29 +08:00
* :
2021-02-18 13:29:12 +08:00
******************************************************************************************************************************************/
uint16_t PWM_GetHDuty(PWM_TypeDef * PWMx, uint32_t chn)
2021-02-18 13:29:12 +08:00
{
2021-05-06 10:42:41 +08:00
uint16_t hduty = 0;
if(chn == PWM_CH_A)
2021-05-06 10:42:41 +08:00
hduty = PWMx->HIGHA;
else if(chn == PWM_CH_B)
2021-05-06 10:42:41 +08:00
hduty = PWMx->HIGHB;
return hduty;
2021-02-18 13:29:12 +08:00
}
2021-09-13 21:04:42 +08:00
/******************************************************************************************************************************************
* : PWM_SetDeadzone()
* :
* : PWM_TypeDef * PWMx PWMPWM0PWM1PWM2PWM3PWM4PWM5
* uint32_t chn PWM_CH_APWM_CH_B
* uint8_t deadzone
2021-05-06 10:10:29 +08:00
* :
* :
2021-02-18 13:29:12 +08:00
******************************************************************************************************************************************/
void PWM_SetDeadzone(PWM_TypeDef * PWMx, uint32_t chn, uint8_t deadzone)
2021-02-18 13:29:12 +08:00
{
if(chn == PWM_CH_A)
2021-05-06 10:42:41 +08:00
PWMx->DZA = deadzone;
else if(chn == PWM_CH_B)
2021-05-06 10:42:41 +08:00
PWMx->DZB = deadzone;
2021-02-18 13:29:12 +08:00
}
2021-09-13 21:04:42 +08:00
/******************************************************************************************************************************************
* : PWM_GetDeadzone()
2021-05-06 10:10:29 +08:00
* :
2021-09-13 21:04:42 +08:00
* : PWM_TypeDef * PWMx PWMPWM0PWM1PWM2PWM3PWM4PWM5
* uint32_t chn PWM_CH_APWM_CH_B
* : uint8_t
2021-05-06 10:10:29 +08:00
* :
2021-02-18 13:29:12 +08:00
******************************************************************************************************************************************/
uint8_t PWM_GetDeadzone(PWM_TypeDef * PWMx, uint32_t chn)
2021-02-18 13:29:12 +08:00
{
2021-05-06 10:42:41 +08:00
uint8_t deadzone = 0;
2021-02-18 13:29:12 +08:00
if(chn == PWM_CH_A)
2021-05-06 10:42:41 +08:00
deadzone = PWMx->DZA;
else if(chn == PWM_CH_B)
2021-05-06 10:42:41 +08:00
deadzone = PWMx->DZB;
return deadzone;
}
2021-02-18 13:29:12 +08:00
2021-09-13 21:04:42 +08:00
/******************************************************************************************************************************************
* : PWM_IntNCycleEn()
2021-05-06 10:10:29 +08:00
* : 使
2021-09-13 21:04:42 +08:00
* : PWM_TypeDef * PWMx PWMPWM0PWM1PWM2PWM3PWM4PWM5
* uint32_t chn PWM_CH_APWM_CH_B
2021-05-06 10:10:29 +08:00
* :
* :
2021-02-18 13:29:12 +08:00
******************************************************************************************************************************************/
void PWM_IntNCycleEn(PWM_TypeDef * PWMx, uint32_t chn)
2021-02-18 13:29:12 +08:00
{
switch((uint32_t)PWMx)
2021-05-06 10:42:41 +08:00
{
case((uint32_t)PWM0):
if(chn == PWM_CH_A) PWMG->IE |= (0x01 << PWMG_IE_NEWP0A_Pos);
else PWMG->IE |= (0x01 << PWMG_IE_NEWP0B_Pos);
2021-05-06 10:42:41 +08:00
break;
case((uint32_t)PWM1):
if(chn == PWM_CH_A) PWMG->IE |= (0x01 << PWMG_IE_NEWP1A_Pos);
else PWMG->IE |= (0x01 << PWMG_IE_NEWP1B_Pos);
2021-05-06 10:42:41 +08:00
break;
case((uint32_t)PWM2):
if(chn == PWM_CH_A) PWMG->IE |= (0x01 << PWMG_IE_NEWP2A_Pos);
else PWMG->IE |= (0x01 << PWMG_IE_NEWP2B_Pos);
2021-05-06 10:42:41 +08:00
break;
case((uint32_t)PWM3):
if(chn == PWM_CH_A) PWMG->IE |= (0x01 << PWMG_IE_NEWP3A_Pos);
else PWMG->IE |= (0x01 << PWMG_IE_NEWP3B_Pos);
2021-05-06 10:42:41 +08:00
break;
case((uint32_t)PWM4):
if(chn == PWM_CH_A) PWMG->IE |= (0x01 << PWMG_IE_NEWP4A_Pos);
else PWMG->IE |= (0x01 << PWMG_IE_NEWP4B_Pos);
2021-05-06 10:42:41 +08:00
break;
case((uint32_t)PWM5):
if(chn == PWM_CH_A) PWMG->IE |= (0x01 << PWMG_IE_NEWP5A_Pos);
else PWMG->IE |= (0x01 << PWMG_IE_NEWP5B_Pos);
2021-05-06 10:42:41 +08:00
break;
}
2021-02-18 13:29:12 +08:00
}
2021-09-13 21:04:42 +08:00
/******************************************************************************************************************************************
* : PWM_IntNCycleDis()
2021-05-06 10:10:29 +08:00
* :
2021-09-13 21:04:42 +08:00
* : PWM_TypeDef * PWMx PWMPWM0PWM1PWM2PWM3PWM4PWM5
* uint32_t chn PWM_CH_APWM_CH_B
2021-05-06 10:10:29 +08:00
* :
* :
2021-02-18 13:29:12 +08:00
******************************************************************************************************************************************/
void PWM_IntNCycleDis(PWM_TypeDef * PWMx, uint32_t chn)
2021-02-18 13:29:12 +08:00
{
switch((uint32_t)PWMx)
2021-05-06 10:42:41 +08:00
{
case((uint32_t)PWM0):
if(chn == PWM_CH_A) PWMG->IE &= ~(0x01 << PWMG_IE_NEWP0A_Pos);
else PWMG->IE &= ~(0x01 << PWMG_IE_NEWP0B_Pos);
2021-05-06 10:42:41 +08:00
break;
case((uint32_t)PWM1):
if(chn == PWM_CH_A) PWMG->IE &= ~(0x01 << PWMG_IE_NEWP1A_Pos);
else PWMG->IE &= ~(0x01 << PWMG_IE_NEWP1B_Pos);
2021-05-06 10:42:41 +08:00
break;
case((uint32_t)PWM2):
if(chn == PWM_CH_A) PWMG->IE &= ~(0x01 << PWMG_IE_NEWP2A_Pos);
else PWMG->IE &= ~(0x01 << PWMG_IE_NEWP2B_Pos);
2021-05-06 10:42:41 +08:00
break;
case((uint32_t)PWM3):
if(chn == PWM_CH_A) PWMG->IE &= ~(0x01 << PWMG_IE_NEWP3A_Pos);
else PWMG->IE &= ~(0x01 << PWMG_IE_NEWP3B_Pos);
2021-05-06 10:42:41 +08:00
break;
case((uint32_t)PWM4):
if(chn == PWM_CH_A) PWMG->IE &= ~(0x01 << PWMG_IE_NEWP4A_Pos);
else PWMG->IE &= ~(0x01 << PWMG_IE_NEWP4B_Pos);
2021-05-06 10:42:41 +08:00
break;
case((uint32_t)PWM5):
if(chn == PWM_CH_A) PWMG->IE &= ~(0x01 << PWMG_IE_NEWP5A_Pos);
else PWMG->IE &= ~(0x01 << PWMG_IE_NEWP5B_Pos);
2021-05-06 10:42:41 +08:00
break;
}
2021-02-18 13:29:12 +08:00
}
2021-09-13 21:04:42 +08:00
/******************************************************************************************************************************************
* : PWM_IntNCycleClr()
2021-05-06 10:10:29 +08:00
* :
2021-09-13 21:04:42 +08:00
* : PWM_TypeDef * PWMx PWMPWM0PWM1PWM2PWM3PWM4PWM5
* uint32_t chn PWM_CH_APWM_CH_B
2021-05-06 10:10:29 +08:00
* :
* :
2021-02-18 13:29:12 +08:00
******************************************************************************************************************************************/
void PWM_IntNCycleClr(PWM_TypeDef * PWMx, uint32_t chn)
2021-02-18 13:29:12 +08:00
{
switch((uint32_t)PWMx)
2021-05-06 10:42:41 +08:00
{
case((uint32_t)PWM0):
if(chn == PWM_CH_A) PWMG->IRS = (0x01 << PWMG_IRS_NEWP0A_Pos);
else PWMG->IRS = (0x01 << PWMG_IRS_NEWP0B_Pos);
2021-05-06 10:42:41 +08:00
break;
case((uint32_t)PWM1):
if(chn == PWM_CH_A) PWMG->IRS = (0x01 << PWMG_IRS_NEWP1A_Pos);
else PWMG->IRS = (0x01 << PWMG_IRS_NEWP1B_Pos);
2021-05-06 10:42:41 +08:00
break;
case((uint32_t)PWM2):
if(chn == PWM_CH_A) PWMG->IRS = (0x01 << PWMG_IRS_NEWP2A_Pos);
else PWMG->IRS = (0x01 << PWMG_IRS_NEWP2B_Pos);
2021-05-06 10:42:41 +08:00
break;
case((uint32_t)PWM3):
if(chn == PWM_CH_A) PWMG->IRS = (0x01 << PWMG_IRS_NEWP3A_Pos);
else PWMG->IRS = (0x01 << PWMG_IRS_NEWP3B_Pos);
2021-05-06 10:42:41 +08:00
break;
case((uint32_t)PWM4):
if(chn == PWM_CH_A) PWMG->IRS = (0x01 << PWMG_IRS_NEWP4A_Pos);
else PWMG->IRS = (0x01 << PWMG_IRS_NEWP4B_Pos);
2021-05-06 10:42:41 +08:00
break;
case((uint32_t)PWM5):
if(chn == PWM_CH_A) PWMG->IRS = (0x01 << PWMG_IRS_NEWP5A_Pos);
else PWMG->IRS = (0x01 << PWMG_IRS_NEWP5B_Pos);
2021-05-06 10:42:41 +08:00
break;
}
2021-02-18 13:29:12 +08:00
}
2021-09-13 21:04:42 +08:00
/******************************************************************************************************************************************
* : PWM_IntNCycleStat()
2021-05-06 10:10:29 +08:00
* :
2021-09-13 21:04:42 +08:00
* : PWM_TypeDef * PWMx PWMPWM0PWM1PWM2PWM3PWM4PWM5
* uint32_t chn PWM_CH_APWM_CH_B
* : uint32_t 1 0
2021-05-06 10:10:29 +08:00
* :
2021-02-18 13:29:12 +08:00
******************************************************************************************************************************************/
uint32_t PWM_IntNCycleStat(PWM_TypeDef * PWMx, uint32_t chn)
2021-02-18 13:29:12 +08:00
{
2021-05-06 10:42:41 +08:00
uint32_t int_stat = 0;
2021-02-18 13:29:12 +08:00
switch((uint32_t)PWMx)
2021-05-06 10:42:41 +08:00
{
case((uint32_t)PWM0):
if(chn == PWM_CH_A) int_stat = (PWMG->IF & PWMG_IF_NEWP0A_Msk);
else int_stat = (PWMG->IF & PWMG_IF_NEWP0B_Msk);
2021-05-06 10:42:41 +08:00
break;
case((uint32_t)PWM1):
if(chn == PWM_CH_A) int_stat = (PWMG->IF & PWMG_IF_NEWP1A_Msk);
else int_stat = (PWMG->IF & PWMG_IF_NEWP1B_Msk);
2021-05-06 10:42:41 +08:00
break;
case((uint32_t)PWM2):
if(chn == PWM_CH_A) int_stat = (PWMG->IF & PWMG_IF_NEWP2A_Msk);
else int_stat = (PWMG->IF & PWMG_IF_NEWP2B_Msk);
2021-05-06 10:42:41 +08:00
break;
case((uint32_t)PWM3):
if(chn == PWM_CH_A) int_stat = (PWMG->IF & PWMG_IF_NEWP3A_Msk);
else int_stat = (PWMG->IF & PWMG_IF_NEWP3B_Msk);
2021-05-06 10:42:41 +08:00
break;
case((uint32_t)PWM4):
if(chn == PWM_CH_A) int_stat = (PWMG->IF & PWMG_IF_NEWP4A_Msk);
else int_stat = (PWMG->IF & PWMG_IF_NEWP4B_Msk);
2021-05-06 10:42:41 +08:00
break;
case((uint32_t)PWM5):
if(chn == PWM_CH_A) int_stat = (PWMG->IF & PWMG_IF_NEWP5A_Msk);
else int_stat = (PWMG->IF & PWMG_IF_NEWP5B_Msk);
2021-05-06 10:42:41 +08:00
break;
}
return int_stat;
}
2021-02-18 13:29:12 +08:00
2021-09-13 21:04:42 +08:00
/******************************************************************************************************************************************
* : PWM_IntHEndEn()
2021-05-06 10:10:29 +08:00
* : 使
2021-09-13 21:04:42 +08:00
* : PWM_TypeDef * PWMx PWMPWM0PWM1PWM2PWM3PWM4PWM5
* uint32_t chn PWM_CH_APWM_CH_B
2021-05-06 10:10:29 +08:00
* :
* :
2021-02-18 13:29:12 +08:00
******************************************************************************************************************************************/
void PWM_IntHEndEn(PWM_TypeDef * PWMx, uint32_t chn)
2021-02-18 13:29:12 +08:00
{
switch((uint32_t)PWMx)
2021-05-06 10:42:41 +08:00
{
case((uint32_t)PWM0):
if(chn == PWM_CH_A) PWMG->IE |= (0x01 << PWMG_IE_HEND0A_Pos);
else PWMG->IE |= (0x01 << PWMG_IE_HEND0B_Pos);
2021-05-06 10:42:41 +08:00
break;
case((uint32_t)PWM1):
if(chn == PWM_CH_A) PWMG->IE |= (0x01 << PWMG_IE_HEND1A_Pos);
else PWMG->IE |= (0x01 << PWMG_IE_HEND1B_Pos);
2021-05-06 10:42:41 +08:00
break;
case((uint32_t)PWM2):
if(chn == PWM_CH_A) PWMG->IE |= (0x01 << PWMG_IE_HEND2A_Pos);
else PWMG->IE |= (0x01 << PWMG_IE_HEND2B_Pos);
2021-05-06 10:42:41 +08:00
break;
case((uint32_t)PWM3):
if(chn == PWM_CH_A) PWMG->IE |= (0x01 << PWMG_IE_HEND3A_Pos);
else PWMG->IE |= (0x01 << PWMG_IE_HEND3B_Pos);
2021-05-06 10:42:41 +08:00
break;
case((uint32_t)PWM4):
if(chn == PWM_CH_A) PWMG->IE |= (0x01 << PWMG_IE_HEND4A_Pos);
else PWMG->IE |= (0x01 << PWMG_IE_HEND4B_Pos);
2021-05-06 10:42:41 +08:00
break;
case((uint32_t)PWM5):
if(chn == PWM_CH_A) PWMG->IE |= (0x01 << PWMG_IE_HEND5A_Pos);
else PWMG->IE |= (0x01 << PWMG_IE_HEND5B_Pos);
2021-05-06 10:42:41 +08:00
break;
}
2021-02-18 13:29:12 +08:00
}
2021-09-13 21:04:42 +08:00
/******************************************************************************************************************************************
* : PWM_IntHEndDis()
2021-05-06 10:10:29 +08:00
* :
2021-09-13 21:04:42 +08:00
* : PWM_TypeDef * PWMx PWMPWM0PWM1PWM2PWM3PWM4PWM5
* uint32_t chn PWM_CH_APWM_CH_B
2021-05-06 10:10:29 +08:00
* :
* :
2021-02-18 13:29:12 +08:00
******************************************************************************************************************************************/
void PWM_IntHEndDis(PWM_TypeDef * PWMx, uint32_t chn)
2021-02-18 13:29:12 +08:00
{
switch((uint32_t)PWMx)
2021-05-06 10:42:41 +08:00
{
case((uint32_t)PWM0):
if(chn == PWM_CH_A) PWMG->IE &= ~(0x01 << PWMG_IE_HEND0A_Pos);
else PWMG->IE &= ~(0x01 << PWMG_IE_HEND0B_Pos);
2021-05-06 10:42:41 +08:00
break;
case((uint32_t)PWM1):
if(chn == PWM_CH_A) PWMG->IE &= ~(0x01 << PWMG_IE_HEND1A_Pos);
else PWMG->IE &= ~(0x01 << PWMG_IE_HEND1B_Pos);
2021-05-06 10:42:41 +08:00
break;
case((uint32_t)PWM2):
if(chn == PWM_CH_A) PWMG->IE &= ~(0x01 << PWMG_IE_HEND2A_Pos);
else PWMG->IE &= ~(0x01 << PWMG_IE_HEND2B_Pos);
2021-05-06 10:42:41 +08:00
break;
case((uint32_t)PWM3):
if(chn == PWM_CH_A) PWMG->IE &= ~(0x01 << PWMG_IE_HEND3A_Pos);
else PWMG->IE &= ~(0x01 << PWMG_IE_HEND3B_Pos);
2021-05-06 10:42:41 +08:00
break;
case((uint32_t)PWM4):
if(chn == PWM_CH_A) PWMG->IE &= ~(0x01 << PWMG_IE_HEND4A_Pos);
else PWMG->IE &= ~(0x01 << PWMG_IE_HEND4B_Pos);
2021-05-06 10:42:41 +08:00
break;
case((uint32_t)PWM5):
if(chn == PWM_CH_A) PWMG->IE &= ~(0x01 << PWMG_IE_HEND5A_Pos);
else PWMG->IE &= ~(0x01 << PWMG_IE_HEND5B_Pos);
2021-05-06 10:42:41 +08:00
break;
}
2021-02-18 13:29:12 +08:00
}
2021-09-13 21:04:42 +08:00
/******************************************************************************************************************************************
* : PWM_IntHEndClr()
2021-05-06 10:10:29 +08:00
* :
2021-09-13 21:04:42 +08:00
* : PWM_TypeDef * PWMx PWMPWM0PWM1PWM2PWM3PWM4PWM5
* uint32_t chn PWM_CH_APWM_CH_B
2021-05-06 10:10:29 +08:00
* :
* :
2021-02-18 13:29:12 +08:00
******************************************************************************************************************************************/
void PWM_IntHEndClr(PWM_TypeDef * PWMx, uint32_t chn)
2021-02-18 13:29:12 +08:00
{
switch((uint32_t)PWMx)
2021-05-06 10:42:41 +08:00
{
case((uint32_t)PWM0):
if(chn == PWM_CH_A) PWMG->IRS = (0x01 << PWMG_IRS_HEND0A_Pos);
else PWMG->IRS = (0x01 << PWMG_IRS_HEND0B_Pos);
2021-05-06 10:42:41 +08:00
break;
case((uint32_t)PWM1):
if(chn == PWM_CH_A) PWMG->IRS = (0x01 << PWMG_IRS_HEND1A_Pos);
else PWMG->IRS = (0x01 << PWMG_IRS_HEND1B_Pos);
2021-05-06 10:42:41 +08:00
break;
case((uint32_t)PWM2):
if(chn == PWM_CH_A) PWMG->IRS = (0x01 << PWMG_IRS_HEND2A_Pos);
else PWMG->IRS = (0x01 << PWMG_IRS_HEND2B_Pos);
2021-05-06 10:42:41 +08:00
break;
case((uint32_t)PWM3):
if(chn == PWM_CH_A) PWMG->IRS = (0x01 << PWMG_IRS_HEND3A_Pos);
else PWMG->IRS = (0x01 << PWMG_IRS_HEND3B_Pos);
2021-05-06 10:42:41 +08:00
break;
case((uint32_t)PWM4):
if(chn == PWM_CH_A) PWMG->IRS = (0x01 << PWMG_IRS_HEND4A_Pos);
else PWMG->IRS = (0x01 << PWMG_IRS_HEND4B_Pos);
2021-05-06 10:42:41 +08:00
break;
case((uint32_t)PWM5):
if(chn == PWM_CH_A) PWMG->IRS = (0x01 << PWMG_IRS_HEND5A_Pos);
else PWMG->IRS = (0x01 << PWMG_IRS_HEND5B_Pos);
2021-05-06 10:42:41 +08:00
break;
}
2021-02-18 13:29:12 +08:00
}
2021-09-13 21:04:42 +08:00
/******************************************************************************************************************************************
* : PWM_IntHEndStat()
2021-05-06 10:10:29 +08:00
* :
2021-09-13 21:04:42 +08:00
* : PWM_TypeDef * PWMx PWMPWM0PWM1PWM2PWM3PWM4PWM5
* uint32_t chn PWM_CH_APWM_CH_B
* : uint32_t 1 0
2021-05-06 10:10:29 +08:00
* :
2021-02-18 13:29:12 +08:00
******************************************************************************************************************************************/
uint32_t PWM_IntHEndStat(PWM_TypeDef * PWMx, uint32_t chn)
2021-02-18 13:29:12 +08:00
{
2021-05-06 10:42:41 +08:00
uint32_t int_stat = 0;
switch((uint32_t)PWMx)
2021-05-06 10:42:41 +08:00
{
case((uint32_t)PWM0):
if(chn == PWM_CH_A) int_stat = (PWMG->IF & PWMG_IF_HEND0A_Msk);
else int_stat = (PWMG->IF & PWMG_IF_HEND0B_Msk);
2021-05-06 10:42:41 +08:00
break;
case((uint32_t)PWM1):
if(chn == PWM_CH_A) int_stat = (PWMG->IF & PWMG_IF_HEND1A_Msk);
else int_stat = (PWMG->IF & PWMG_IF_HEND1B_Msk);
2021-05-06 10:42:41 +08:00
break;
case((uint32_t)PWM2):
if(chn == PWM_CH_A) int_stat = (PWMG->IF & PWMG_IF_HEND2A_Msk);
else int_stat = (PWMG->IF & PWMG_IF_HEND2B_Msk);
2021-05-06 10:42:41 +08:00
break;
case((uint32_t)PWM3):
if(chn == PWM_CH_A) int_stat = (PWMG->IF & PWMG_IF_HEND3A_Msk);
else int_stat = (PWMG->IF & PWMG_IF_HEND3B_Msk);
2021-05-06 10:42:41 +08:00
break;
case((uint32_t)PWM4):
if(chn == PWM_CH_A) int_stat = (PWMG->IF & PWMG_IF_HEND4A_Msk);
else int_stat = (PWMG->IF & PWMG_IF_HEND4B_Msk);
2021-05-06 10:42:41 +08:00
break;
case((uint32_t)PWM5):
if(chn == PWM_CH_A) int_stat = (PWMG->IF & PWMG_IF_HEND5A_Msk);
else int_stat = (PWMG->IF & PWMG_IF_HEND5B_Msk);
2021-05-06 10:42:41 +08:00
break;
}
return int_stat;
2021-02-18 13:29:12 +08:00
}