2013-01-08 22:40:58 +08:00
|
|
|
/*
|
2018-10-16 13:00:37 +08:00
|
|
|
* Copyright (c) 2006-2018, RT-Thread Development Team
|
2013-01-08 22:40:58 +08:00
|
|
|
*
|
2018-10-16 13:00:37 +08:00
|
|
|
* SPDX-License-Identifier: Apache-2.0
|
2013-01-08 22:40:58 +08:00
|
|
|
*
|
|
|
|
* Change Logs:
|
2018-08-17 19:04:36 +08:00
|
|
|
* Date Author Notes
|
|
|
|
* 2009-01-05 Bernard the first version
|
|
|
|
* 2010-03-29 Bernard remove interrupt Tx and DMA Rx mode
|
|
|
|
* 2013-05-13 aozima update for kehong-lingtai.
|
|
|
|
* 2015-01-31 armink make sure the serial transmit complete in putc()
|
|
|
|
* 2018-08-17 whj add to usart3
|
2013-01-08 22:40:58 +08:00
|
|
|
*/
|
|
|
|
|
2015-06-09 16:26:52 +08:00
|
|
|
#include "stm32f10x.h"
|
2013-01-08 22:40:58 +08:00
|
|
|
#include "usart.h"
|
2015-06-09 16:26:52 +08:00
|
|
|
#include "board.h"
|
|
|
|
#include <rtdevice.h>
|
2013-01-08 22:40:58 +08:00
|
|
|
|
2015-06-09 16:26:52 +08:00
|
|
|
/* USART1 */
|
|
|
|
#define UART1_GPIO_TX GPIO_Pin_9
|
|
|
|
#define UART1_GPIO_RX GPIO_Pin_10
|
|
|
|
#define UART1_GPIO GPIOA
|
2013-01-08 22:40:58 +08:00
|
|
|
|
2015-06-09 16:26:52 +08:00
|
|
|
/* USART2 */
|
|
|
|
#if defined(STM32F10X_LD) || defined(STM32F10X_MD) || defined(STM32F10X_CL)
|
|
|
|
#define UART2_GPIO_TX GPIO_Pin_5
|
|
|
|
#define UART2_GPIO_RX GPIO_Pin_6
|
|
|
|
#define UART2_GPIO GPIOD
|
|
|
|
|
|
|
|
#else /* for STM32F10X_HD */
|
|
|
|
/* USART2_REMAP = 0 */
|
|
|
|
#define UART2_GPIO_TX GPIO_Pin_2
|
|
|
|
#define UART2_GPIO_RX GPIO_Pin_3
|
|
|
|
#define UART2_GPIO GPIOA
|
2013-01-08 22:40:58 +08:00
|
|
|
#endif
|
|
|
|
|
2018-08-17 19:04:36 +08:00
|
|
|
/* USART3_REMAP = 1 */
|
|
|
|
#define UART3_GPIO_TX GPIO_Pin_10
|
|
|
|
#define UART3_GPIO_RX GPIO_Pin_11
|
|
|
|
#define UART3_GPIO GPIOC
|
|
|
|
|
2015-06-09 16:26:52 +08:00
|
|
|
/* STM32 uart driver */
|
|
|
|
struct stm32_uart
|
2013-01-08 22:40:58 +08:00
|
|
|
{
|
2015-06-09 16:26:52 +08:00
|
|
|
USART_TypeDef* uart_device;
|
|
|
|
IRQn_Type irq;
|
2013-01-08 22:40:58 +08:00
|
|
|
};
|
|
|
|
|
2015-06-09 16:26:52 +08:00
|
|
|
static rt_err_t stm32_configure(struct rt_serial_device *serial, struct serial_configure *cfg)
|
|
|
|
{
|
|
|
|
struct stm32_uart* uart;
|
|
|
|
USART_InitTypeDef USART_InitStructure;
|
|
|
|
|
|
|
|
RT_ASSERT(serial != RT_NULL);
|
|
|
|
RT_ASSERT(cfg != RT_NULL);
|
|
|
|
|
|
|
|
uart = (struct stm32_uart *)serial->parent.user_data;
|
|
|
|
|
|
|
|
USART_InitStructure.USART_BaudRate = cfg->baud_rate;
|
|
|
|
|
|
|
|
if (cfg->data_bits == DATA_BITS_8){
|
|
|
|
USART_InitStructure.USART_WordLength = USART_WordLength_8b;
|
|
|
|
} else if (cfg->data_bits == DATA_BITS_9) {
|
|
|
|
USART_InitStructure.USART_WordLength = USART_WordLength_9b;
|
|
|
|
}
|
|
|
|
|
|
|
|
if (cfg->stop_bits == STOP_BITS_1){
|
|
|
|
USART_InitStructure.USART_StopBits = USART_StopBits_1;
|
|
|
|
} else if (cfg->stop_bits == STOP_BITS_2){
|
|
|
|
USART_InitStructure.USART_StopBits = USART_StopBits_2;
|
|
|
|
}
|
|
|
|
|
|
|
|
if (cfg->parity == PARITY_NONE){
|
|
|
|
USART_InitStructure.USART_Parity = USART_Parity_No;
|
|
|
|
} else if (cfg->parity == PARITY_ODD) {
|
|
|
|
USART_InitStructure.USART_Parity = USART_Parity_Odd;
|
|
|
|
} else if (cfg->parity == PARITY_EVEN) {
|
|
|
|
USART_InitStructure.USART_Parity = USART_Parity_Even;
|
|
|
|
}
|
|
|
|
|
|
|
|
USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
|
|
|
|
USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
|
|
|
|
USART_Init(uart->uart_device, &USART_InitStructure);
|
|
|
|
|
|
|
|
/* Enable USART */
|
|
|
|
USART_Cmd(uart->uart_device, ENABLE);
|
|
|
|
|
|
|
|
return RT_EOK;
|
|
|
|
}
|
|
|
|
|
|
|
|
static rt_err_t stm32_control(struct rt_serial_device *serial, int cmd, void *arg)
|
2013-01-08 22:40:58 +08:00
|
|
|
{
|
2015-06-09 16:26:52 +08:00
|
|
|
struct stm32_uart* uart;
|
|
|
|
|
|
|
|
RT_ASSERT(serial != RT_NULL);
|
|
|
|
uart = (struct stm32_uart *)serial->parent.user_data;
|
|
|
|
|
|
|
|
switch (cmd)
|
|
|
|
{
|
|
|
|
/* disable interrupt */
|
|
|
|
case RT_DEVICE_CTRL_CLR_INT:
|
|
|
|
/* disable rx irq */
|
|
|
|
UART_DISABLE_IRQ(uart->irq);
|
|
|
|
/* disable interrupt */
|
|
|
|
USART_ITConfig(uart->uart_device, USART_IT_RXNE, DISABLE);
|
|
|
|
break;
|
|
|
|
/* enable interrupt */
|
|
|
|
case RT_DEVICE_CTRL_SET_INT:
|
|
|
|
/* enable rx irq */
|
|
|
|
UART_ENABLE_IRQ(uart->irq);
|
|
|
|
/* enable interrupt */
|
|
|
|
USART_ITConfig(uart->uart_device, USART_IT_RXNE, ENABLE);
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
|
|
|
|
return RT_EOK;
|
|
|
|
}
|
|
|
|
|
|
|
|
static int stm32_putc(struct rt_serial_device *serial, char c)
|
|
|
|
{
|
|
|
|
struct stm32_uart* uart;
|
|
|
|
|
|
|
|
RT_ASSERT(serial != RT_NULL);
|
|
|
|
uart = (struct stm32_uart *)serial->parent.user_data;
|
|
|
|
|
|
|
|
uart->uart_device->DR = c;
|
|
|
|
while (!(uart->uart_device->SR & USART_FLAG_TC));
|
|
|
|
|
|
|
|
return 1;
|
|
|
|
}
|
|
|
|
|
|
|
|
static int stm32_getc(struct rt_serial_device *serial)
|
|
|
|
{
|
|
|
|
int ch;
|
|
|
|
struct stm32_uart* uart;
|
|
|
|
|
|
|
|
RT_ASSERT(serial != RT_NULL);
|
|
|
|
uart = (struct stm32_uart *)serial->parent.user_data;
|
|
|
|
|
|
|
|
ch = -1;
|
|
|
|
if (uart->uart_device->SR & USART_FLAG_RXNE)
|
|
|
|
{
|
|
|
|
ch = uart->uart_device->DR & 0xff;
|
|
|
|
}
|
|
|
|
|
|
|
|
return ch;
|
|
|
|
}
|
|
|
|
|
|
|
|
static const struct rt_uart_ops stm32_uart_ops =
|
|
|
|
{
|
|
|
|
stm32_configure,
|
|
|
|
stm32_control,
|
|
|
|
stm32_putc,
|
|
|
|
stm32_getc,
|
2013-01-08 22:40:58 +08:00
|
|
|
};
|
|
|
|
|
2015-06-09 16:26:52 +08:00
|
|
|
#if defined(RT_USING_UART1)
|
|
|
|
/* UART1 device driver structure */
|
|
|
|
struct stm32_uart uart1 =
|
|
|
|
{
|
|
|
|
USART1,
|
|
|
|
USART1_IRQn,
|
|
|
|
};
|
|
|
|
struct rt_serial_device serial1;
|
2013-01-08 22:40:58 +08:00
|
|
|
|
2015-06-09 16:26:52 +08:00
|
|
|
void USART1_IRQHandler(void)
|
|
|
|
{
|
|
|
|
struct stm32_uart* uart;
|
|
|
|
|
|
|
|
uart = &uart1;
|
|
|
|
|
|
|
|
/* enter interrupt */
|
|
|
|
rt_interrupt_enter();
|
|
|
|
if(USART_GetITStatus(uart->uart_device, USART_IT_RXNE) != RESET)
|
|
|
|
{
|
|
|
|
rt_hw_serial_isr(&serial1, RT_SERIAL_EVENT_RX_IND);
|
|
|
|
/* clear interrupt */
|
|
|
|
USART_ClearITPendingBit(uart->uart_device, USART_IT_RXNE);
|
|
|
|
}
|
|
|
|
|
|
|
|
if (USART_GetITStatus(uart->uart_device, USART_IT_TC) != RESET)
|
|
|
|
{
|
|
|
|
/* clear interrupt */
|
|
|
|
USART_ClearITPendingBit(uart->uart_device, USART_IT_TC);
|
|
|
|
}
|
|
|
|
if (USART_GetFlagStatus(uart->uart_device, USART_FLAG_ORE) == SET)
|
|
|
|
{
|
2018-08-17 19:04:36 +08:00
|
|
|
stm32_getc(&serial1);
|
2015-06-09 16:26:52 +08:00
|
|
|
}
|
|
|
|
/* leave interrupt */
|
|
|
|
rt_interrupt_leave();
|
|
|
|
}
|
|
|
|
#endif /* RT_USING_UART1 */
|
2013-01-08 22:40:58 +08:00
|
|
|
|
2015-06-09 16:26:52 +08:00
|
|
|
#if defined(RT_USING_UART2)
|
|
|
|
/* UART1 device driver structure */
|
|
|
|
struct stm32_uart uart2 =
|
|
|
|
{
|
|
|
|
USART2,
|
|
|
|
USART2_IRQn,
|
|
|
|
};
|
|
|
|
struct rt_serial_device serial2;
|
2013-01-08 22:40:58 +08:00
|
|
|
|
2015-06-09 16:26:52 +08:00
|
|
|
void USART2_IRQHandler(void)
|
|
|
|
{
|
|
|
|
struct stm32_uart* uart;
|
|
|
|
|
|
|
|
uart = &uart2;
|
|
|
|
|
|
|
|
/* enter interrupt */
|
|
|
|
rt_interrupt_enter();
|
|
|
|
if(USART_GetITStatus(uart->uart_device, USART_IT_RXNE) != RESET)
|
|
|
|
{
|
|
|
|
rt_hw_serial_isr(&serial2, RT_SERIAL_EVENT_RX_IND);
|
|
|
|
/* clear interrupt */
|
|
|
|
USART_ClearITPendingBit(uart->uart_device, USART_IT_RXNE);
|
|
|
|
}
|
|
|
|
if (USART_GetITStatus(uart->uart_device, USART_IT_TC) != RESET)
|
|
|
|
{
|
|
|
|
/* clear interrupt */
|
|
|
|
USART_ClearITPendingBit(uart->uart_device, USART_IT_TC);
|
|
|
|
}
|
|
|
|
if (USART_GetFlagStatus(uart->uart_device, USART_FLAG_ORE) == SET)
|
|
|
|
{
|
2018-08-17 19:04:36 +08:00
|
|
|
stm32_getc(&serial2);
|
2015-06-09 16:26:52 +08:00
|
|
|
}
|
|
|
|
|
|
|
|
/* leave interrupt */
|
|
|
|
rt_interrupt_leave();
|
|
|
|
}
|
|
|
|
#endif /* RT_USING_UART2 */
|
2013-01-08 22:40:58 +08:00
|
|
|
|
2018-08-17 19:04:36 +08:00
|
|
|
#if defined(RT_USING_UART3)
|
|
|
|
/* UART1 device driver structure */
|
|
|
|
struct stm32_uart uart3 =
|
|
|
|
{
|
|
|
|
USART3,
|
|
|
|
USART3_IRQn,
|
|
|
|
};
|
|
|
|
struct rt_serial_device serial3;
|
|
|
|
|
|
|
|
void USART3_IRQHandler(void)
|
|
|
|
{
|
|
|
|
struct stm32_uart* uart;
|
|
|
|
|
|
|
|
uart = &uart3;
|
|
|
|
|
|
|
|
/* enter interrupt */
|
|
|
|
rt_interrupt_enter();
|
|
|
|
if(USART_GetITStatus(uart->uart_device, USART_IT_RXNE) != RESET)
|
|
|
|
{
|
|
|
|
rt_hw_serial_isr(&serial3, RT_SERIAL_EVENT_RX_IND);
|
|
|
|
/* clear interrupt */
|
|
|
|
USART_ClearITPendingBit(uart->uart_device, USART_IT_RXNE);
|
|
|
|
}
|
|
|
|
if (USART_GetITStatus(uart->uart_device, USART_IT_TC) != RESET)
|
|
|
|
{
|
|
|
|
/* clear interrupt */
|
|
|
|
USART_ClearITPendingBit(uart->uart_device, USART_IT_TC);
|
|
|
|
}
|
|
|
|
if (USART_GetFlagStatus(uart->uart_device, USART_FLAG_ORE) == SET)
|
|
|
|
{
|
|
|
|
stm32_getc(&serial3);
|
|
|
|
}
|
|
|
|
|
|
|
|
/* leave interrupt */
|
|
|
|
rt_interrupt_leave();
|
|
|
|
}
|
|
|
|
#endif /* RT_USING_UART3 */
|
|
|
|
|
2013-01-08 22:40:58 +08:00
|
|
|
static void RCC_Configuration(void)
|
|
|
|
{
|
|
|
|
RCC_APB2PeriphClockCmd(RCC_APB2Periph_AFIO, ENABLE);
|
|
|
|
|
2015-06-09 16:26:52 +08:00
|
|
|
#if defined(RT_USING_UART1)
|
|
|
|
RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOA, ENABLE);
|
|
|
|
RCC_APB2PeriphClockCmd(RCC_APB2Periph_USART1, ENABLE);
|
|
|
|
#endif /* RT_USING_UART1 */
|
2013-01-08 22:40:58 +08:00
|
|
|
|
2015-06-09 16:26:52 +08:00
|
|
|
#if defined(RT_USING_UART2)
|
2013-01-08 22:40:58 +08:00
|
|
|
#if (defined(STM32F10X_LD) || defined(STM32F10X_MD) || defined(STM32F10X_CL))
|
|
|
|
/* Enable AFIO and GPIOD clock */
|
|
|
|
RCC_APB2PeriphClockCmd(RCC_APB2Periph_AFIO | RCC_APB2Periph_GPIOD, ENABLE);
|
|
|
|
|
|
|
|
/* Enable the USART2 Pins Software Remapping */
|
|
|
|
GPIO_PinRemapConfig(GPIO_Remap_USART2, ENABLE);
|
|
|
|
#else
|
|
|
|
/* Enable AFIO and GPIOA clock */
|
|
|
|
RCC_APB2PeriphClockCmd(RCC_APB2Periph_AFIO | RCC_APB2Periph_GPIOA, ENABLE);
|
|
|
|
#endif
|
|
|
|
|
2015-06-09 16:26:52 +08:00
|
|
|
RCC_APB1PeriphClockCmd(RCC_APB1Periph_USART2, ENABLE);
|
|
|
|
#endif /* RT_USING_UART2 */
|
2018-08-17 19:04:36 +08:00
|
|
|
|
|
|
|
#if defined(RT_USING_UART3)
|
|
|
|
RCC_APB2PeriphClockCmd(RCC_APB2Periph_AFIO | RCC_APB2Periph_GPIOC, ENABLE);
|
|
|
|
GPIO_PinRemapConfig(GPIO_PartialRemap_USART3, ENABLE);
|
|
|
|
#endif /* RT_USING_UART3 */
|
2013-01-08 22:40:58 +08:00
|
|
|
}
|
|
|
|
|
|
|
|
static void GPIO_Configuration(void)
|
|
|
|
{
|
2015-06-09 16:26:52 +08:00
|
|
|
GPIO_InitTypeDef GPIO_InitStructure;
|
2013-01-08 22:40:58 +08:00
|
|
|
|
2015-06-09 16:26:52 +08:00
|
|
|
GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
|
2013-01-08 22:40:58 +08:00
|
|
|
|
2015-06-09 16:26:52 +08:00
|
|
|
#if defined(RT_USING_UART1)
|
|
|
|
/* Configure USART1 Rx (PA.10) as input floating */
|
|
|
|
GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
|
|
|
|
GPIO_InitStructure.GPIO_Pin = UART1_GPIO_RX;
|
|
|
|
GPIO_Init(UART1_GPIO, &GPIO_InitStructure);
|
2013-01-08 22:40:58 +08:00
|
|
|
|
2015-06-09 16:26:52 +08:00
|
|
|
/* Configure USART1 Tx (PA.09) as alternate function push-pull */
|
|
|
|
GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
|
|
|
|
GPIO_InitStructure.GPIO_Pin = UART1_GPIO_TX;
|
|
|
|
GPIO_Init(UART1_GPIO, &GPIO_InitStructure);
|
|
|
|
#endif /* RT_USING_UART1 */
|
|
|
|
|
|
|
|
#if defined(RT_USING_UART2)
|
|
|
|
GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
|
|
|
|
GPIO_InitStructure.GPIO_Pin = UART2_GPIO_RX;
|
|
|
|
GPIO_Init(UART2_GPIO, &GPIO_InitStructure);
|
|
|
|
|
|
|
|
GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
|
|
|
|
GPIO_InitStructure.GPIO_Pin = UART2_GPIO_TX;
|
|
|
|
GPIO_Init(UART2_GPIO, &GPIO_InitStructure);
|
|
|
|
#endif /* RT_USING_UART2 */
|
2018-08-17 19:04:36 +08:00
|
|
|
|
|
|
|
#if defined(RT_USING_UART3)
|
|
|
|
/* Configure USART3 Rx (PC.11) as input floating */
|
|
|
|
GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
|
|
|
|
GPIO_InitStructure.GPIO_Pin = UART3_GPIO_RX;
|
|
|
|
GPIO_Init(UART3_GPIO, &GPIO_InitStructure);
|
|
|
|
|
|
|
|
/* Configure USART3 Tx (PC.10) as alternate function push-pull */
|
|
|
|
GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
|
|
|
|
GPIO_InitStructure.GPIO_Pin = UART3_GPIO_TX;
|
|
|
|
GPIO_Init(UART3_GPIO, &GPIO_InitStructure);
|
|
|
|
#endif /* RT_USING_UART3 */
|
2015-06-09 16:26:52 +08:00
|
|
|
}
|
2013-01-08 22:40:58 +08:00
|
|
|
|
2015-06-09 16:26:52 +08:00
|
|
|
static void NVIC_Configuration(struct stm32_uart* uart)
|
|
|
|
{
|
|
|
|
NVIC_InitTypeDef NVIC_InitStructure;
|
|
|
|
|
|
|
|
/* Enable the USART1 Interrupt */
|
|
|
|
NVIC_InitStructure.NVIC_IRQChannel = uart->irq;
|
|
|
|
NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
|
|
|
|
NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
|
|
|
|
NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
|
|
|
|
NVIC_Init(&NVIC_InitStructure);
|
2013-01-08 22:40:58 +08:00
|
|
|
}
|
|
|
|
|
2015-06-09 16:26:52 +08:00
|
|
|
void rt_hw_usart_init(void)
|
2013-01-08 22:40:58 +08:00
|
|
|
{
|
2015-06-09 16:26:52 +08:00
|
|
|
struct stm32_uart* uart;
|
|
|
|
struct serial_configure config = RT_SERIAL_CONFIG_DEFAULT;
|
2013-01-08 22:40:58 +08:00
|
|
|
|
2015-06-09 16:26:52 +08:00
|
|
|
RCC_Configuration();
|
|
|
|
GPIO_Configuration();
|
2013-01-08 22:40:58 +08:00
|
|
|
|
2015-06-09 16:26:52 +08:00
|
|
|
#if defined(RT_USING_UART1)
|
|
|
|
uart = &uart1;
|
|
|
|
config.baud_rate = BAUD_RATE_115200;
|
2013-01-08 22:40:58 +08:00
|
|
|
|
2015-06-09 16:26:52 +08:00
|
|
|
serial1.ops = &stm32_uart_ops;
|
|
|
|
serial1.config = config;
|
2013-01-08 22:40:58 +08:00
|
|
|
|
2015-06-09 16:26:52 +08:00
|
|
|
NVIC_Configuration(&uart1);
|
2013-01-08 22:40:58 +08:00
|
|
|
|
2015-06-09 16:26:52 +08:00
|
|
|
/* register UART1 device */
|
|
|
|
rt_hw_serial_register(&serial1, "uart1",
|
|
|
|
RT_DEVICE_FLAG_RDWR | RT_DEVICE_FLAG_INT_RX ,
|
|
|
|
uart);
|
|
|
|
#endif /* RT_USING_UART1 */
|
2013-01-08 22:40:58 +08:00
|
|
|
|
2015-06-09 16:26:52 +08:00
|
|
|
#if defined(RT_USING_UART2)
|
|
|
|
uart = &uart2;
|
|
|
|
|
|
|
|
config.baud_rate = BAUD_RATE_115200;
|
|
|
|
serial2.ops = &stm32_uart_ops;
|
|
|
|
serial2.config = config;
|
|
|
|
|
|
|
|
NVIC_Configuration(&uart2);
|
|
|
|
|
2018-08-17 19:04:36 +08:00
|
|
|
/* register UART2 device */
|
2015-06-09 16:26:52 +08:00
|
|
|
rt_hw_serial_register(&serial2, "uart2",
|
|
|
|
RT_DEVICE_FLAG_RDWR | RT_DEVICE_FLAG_INT_RX,
|
|
|
|
uart);
|
|
|
|
#endif /* RT_USING_UART2 */
|
2018-08-17 19:04:36 +08:00
|
|
|
|
|
|
|
#if defined(RT_USING_UART3)
|
|
|
|
uart = &uart3;
|
|
|
|
|
|
|
|
config.baud_rate = BAUD_RATE_115200;
|
|
|
|
serial2.ops = &stm32_uart_ops;
|
|
|
|
serial2.config = config;
|
|
|
|
|
|
|
|
NVIC_Configuration(&uart3);
|
|
|
|
|
|
|
|
/* register UART3 device */
|
|
|
|
rt_hw_serial_register(&serial3, "uart3",
|
|
|
|
RT_DEVICE_FLAG_RDWR | RT_DEVICE_FLAG_INT_RX,
|
|
|
|
uart);
|
|
|
|
#endif /* RT_USING_UART3 */
|
2013-01-08 22:40:58 +08:00
|
|
|
}
|