379 lines
25 KiB
C
379 lines
25 KiB
C
|
/*!
|
||
|
|
\file gd32f4xx_sdio.h
|
||
|
|
\brief definitions for the SDIO
|
||
|
|
*/
|
||
|
|
|
||
|
|
/*
|
||
|
|
Copyright (C) 2016 GigaDevice
|
||
|
|
|
||
|
|
2016-08-15, V1.0.0, firmware for GD32F4xx
|
||
|
|
*/
|
||
|
|
|
||
|
|
#ifndef GD32F4XX_SDIO_H
|
||
|
|
#define GD32F4XX_SDIO_H
|
||
|
|
|
||
|
|
#include "gd32f4xx.h"
|
||
|
|
|
||
|
|
/* SDIO definitions */
|
||
|
|
#define SDIO SDIO_BASE
|
||
|
|
|
||
|
|
/* registers definitions */
|
||
|
|
#define SDIO_PWRCTL REG32(SDIO + 0x00U) /*!< SDIO power control register */
|
||
|
|
#define SDIO_CLKCTL REG32(SDIO + 0x04U) /*!< SDIO clock control register */
|
||
|
|
#define SDIO_CMDAGMT REG32(SDIO + 0x08U) /*!< SDIO command argument register */
|
||
|
|
#define SDIO_CMDCTL REG32(SDIO + 0x0CU) /*!< SDIO command control register */
|
||
|
|
#define SDIO_RSPCMDIDX REG32(SDIO + 0x10U) /*!< SDIO command index response register */
|
||
|
|
#define SDIO_RESP0 REG32(SDIO + 0x14U) /*!< SDIO response register 0 */
|
||
|
|
#define SDIO_RESP1 REG32(SDIO + 0x18U) /*!< SDIO response register 1 */
|
||
|
|
#define SDIO_RESP2 REG32(SDIO + 0x1CU) /*!< SDIO response register 2 */
|
||
|
|
#define SDIO_RESP3 REG32(SDIO + 0x20U) /*!< SDIO response register 3 */
|
||
|
|
#define SDIO_DATATO REG32(SDIO + 0x24U) /*!< SDIO data timeout register */
|
||
|
|
#define SDIO_DATALEN REG32(SDIO + 0x28U) /*!< SDIO data length register */
|
||
|
|
#define SDIO_DATACTL REG32(SDIO + 0x2CU) /*!< SDIO data control register */
|
||
|
|
#define SDIO_DATACNT REG32(SDIO + 0x30U) /*!< SDIO data counter register */
|
||
|
|
#define SDIO_STAT REG32(SDIO + 0x34U) /*!< SDIO status register */
|
||
|
|
#define SDIO_INTC REG32(SDIO + 0x38U) /*!< SDIO interrupt clear register */
|
||
|
|
#define SDIO_INTEN REG32(SDIO + 0x3CU) /*!< SDIO interrupt enable register */
|
||
|
|
#define SDIO_FIFOCNT REG32(SDIO + 0x48U) /*!< SDIO FIFO counter register */
|
||
|
|
#define SDIO_FIFO REG32(SDIO + 0x80U) /*!< SDIO FIFO data register */
|
||
|
|
|
||
|
|
/* bits definitions */
|
||
|
|
/* SDIO_PWRCTL */
|
||
|
|
#define SDIO_PWRCTL_PWRCTL BITS(0,1) /*!< SDIO power control bits */
|
||
|
|
|
||
|
|
/* SDIO_CLKCTL */
|
||
|
|
#define SDIO_CLKCTL_DIV BITS(0,7) /*!< clock division */
|
||
|
|
#define SDIO_CLKCTL_CLKEN BIT(8) /*!< SDIO_CLK clock output enable bit */
|
||
|
|
#define SDIO_CLKCTL_CLKPWRSAV BIT(9) /*!< SDIO_CLK clock dynamic switch on/off for power saving */
|
||
|
|
#define SDIO_CLKCTL_CLKBYP BIT(10) /*!< clock bypass enable bit */
|
||
|
|
#define SDIO_CLKCTL_BUSMODE BITS(11,12) /*!< SDIO card bus mode control bit */
|
||
|
|
#define SDIO_CLKCTL_CLKEDGE BIT(13) /*!< SDIO_CLK clock edge selection bit */
|
||
|
|
#define SDIO_CLKCTL_HWCLKEN BIT(14) /*!< hardware clock control enable bit */
|
||
|
|
#define SDIO_CLKCTL_DIV8 BIT(31) /*!< MSB of clock division */
|
||
|
|
|
||
|
|
/* SDIO_CMDAGMT */
|
||
|
|
#define SDIO_CMDAGMT_CMDAGMT BITS(0,31) /*!< SDIO card command argument */
|
||
|
|
|
||
|
|
/* SDIO_CMDCTL */
|
||
|
|
#define SDIO_CMDCTL_CMDIDX BITS(0,5) /*!< command index */
|
||
|
|
#define SDIO_CMDCTL_CMDRESP BITS(6,7) /*!< command response type bits */
|
||
|
|
#define SDIO_CMDCTL_INTWAIT BIT(8) /*!< interrupt wait instead of timeout */
|
||
|
|
#define SDIO_CMDCTL_WAITDEND BIT(9) /*!< wait for ends of data transfer */
|
||
|
|
#define SDIO_CMDCTL_CSMEN BIT(10) /*!< command state machine(CSM) enable bit */
|
||
|
|
#define SDIO_CMDCTL_SUSPEND BIT(11) /*!< SD I/O suspend command(SD I/O only) */
|
||
|
|
#define SDIO_CMDCTL_ENCMDC BIT(12) /*!< CMD completion signal enabled (CE-ATA only) */
|
||
|
|
#define SDIO_CMDCTL_NINTEN BIT(13) /*!< no CE-ATA interrupt (CE-ATA only) */
|
||
|
|
#define SDIO_CMDCTL_ATAEN BIT(14) /*!< CE-ATA command enable(CE-ATA only) */
|
||
|
|
|
||
|
|
/* SDIO_DATATO */
|
||
|
|
#define SDIO_DATATO_DATATO BITS(0,31) /*!< data timeout period */
|
||
|
|
|
||
|
|
/* SDIO_DATALEN */
|
||
|
|
#define SDIO_DATALEN_DATALEN BITS(0,24) /*!< data transfer length */
|
||
|
|
|
||
|
|
/* SDIO_DATACTL */
|
||
|
|
#define SDIO_DATACTL_DATAEN BIT(0) /*!< data transfer enabled bit */
|
||
|
|
#define SDIO_DATACTL_DATADIR BIT(1) /*!< data transfer direction */
|
||
|
|
#define SDIO_DATACTL_TRANSMOD BIT(2) /*!< data transfer mode */
|
||
|
|
#define SDIO_DATACTL_DMAEN BIT(3) /*!< DMA enable bit */
|
||
|
|
#define SDIO_DATACTL_BLKSZ BITS(4,7) /*!< data block size */
|
||
|
|
#define SDIO_DATACTL_RWEN BIT(8) /*!< read wait mode enabled(SD I/O only) */
|
||
|
|
#define SDIO_DATACTL_RWSTOP BIT(9) /*!< read wait stop(SD I/O only) */
|
||
|
|
#define SDIO_DATACTL_RWTYPE BIT(10) /*!< read wait type(SD I/O only) */
|
||
|
|
#define SDIO_DATACTL_IOEN BIT(11) /*!< SD I/O specific function enable(SD I/O only) */
|
||
|
|
|
||
|
|
/* SDIO_STAT */
|
||
|
|
#define SDIO_STAT_CCRCERR BIT(0) /*!< command response received (CRC check failed) */
|
||
|
|
#define SDIO_STAT_DTCRCERR BIT(1) /*!< data block sent/received (CRC check failed) */
|
||
|
|
#define SDIO_STAT_CMDTMOUT BIT(2) /*!< command response timeout */
|
||
|
|
#define SDIO_STAT_DTTMOUT BIT(3) /*!< data timeout */
|
||
|
|
#define SDIO_STAT_TXURE BIT(4) /*!< transmit FIFO underrun error occurs */
|
||
|
|
#define SDIO_STAT_RXORE BIT(5) /*!< received FIFO overrun error occurs */
|
||
|
|
#define SDIO_STAT_CMDRECV BIT(6) /*!< command response received (CRC check passed) */
|
||
|
|
#define SDIO_STAT_CMDSEND BIT(7) /*!< command sent (no response required) */
|
||
|
|
#define SDIO_STAT_DTEND BIT(8) /*!< data end (data counter, SDIO_DATACNT, is zero) */
|
||
|
|
#define SDIO_STAT_STBITE BIT(9) /*!< start bit error in the bus */
|
||
|
|
#define SDIO_STAT_DTBLKEND BIT(10) /*!< data block sent/received (CRC check passed) */
|
||
|
|
#define SDIO_STAT_CMDRUN BIT(11) /*!< command transmission in progress */
|
||
|
|
#define SDIO_STAT_TXRUN BIT(12) /*!< data transmission in progress */
|
||
|
|
#define SDIO_STAT_RXRUN BIT(13) /*!< data reception in progress */
|
||
|
|
#define SDIO_STAT_TFH BIT(14) /*!< transmit FIFO is half empty: at least 8 words can be written into the FIFO */
|
||
|
|
#define SDIO_STAT_RFH BIT(15) /*!< receive FIFO is half full: at least 8 words can be read in the FIFO */
|
||
|
|
#define SDIO_STAT_TFF BIT(16) /*!< transmit FIFO is full */
|
||
|
|
#define SDIO_STAT_RFF BIT(17) /*!< receive FIFO is full */
|
||
|
|
#define SDIO_STAT_TFE BIT(18) /*!< transmit FIFO is empty */
|
||
|
|
#define SDIO_STAT_RFE BIT(19) /*!< receive FIFO is empty */
|
||
|
|
#define SDIO_STAT_TXDTVAL BIT(20) /*!< data is valid in transmit FIFO */
|
||
|
|
#define SDIO_STAT_RXDTVAL BIT(21) /*!< data is valid in receive FIFO */
|
||
|
|
#define SDIO_STAT_SDIOINT BIT(22) /*!< SD I/O interrupt received */
|
||
|
|
#define SDIO_STAT_ATAEND BIT(23) /*!< CE-ATA command completion signal received (only for CMD61) */
|
||
|
|
|
||
|
|
/* SDIO_INTC */
|
||
|
|
#define SDIO_INTC_CCRCERRC BIT(0) /*!< CCRCERR flag clear bit */
|
||
|
|
#define SDIO_INTC_DTCRCERRC BIT(1) /*!< DTCRCERR flag clear bit */
|
||
|
|
#define SDIO_INTC_CMDTMOUTC BIT(2) /*!< CMDTMOUT flag clear bit */
|
||
|
|
#define SDIO_INTC_DTTMOUTC BIT(3) /*!< DTTMOUT flag clear bit */
|
||
|
|
#define SDIO_INTC_TXUREC BIT(4) /*!< TXURE flag clear bit */
|
||
|
|
#define SDIO_INTC_RXOREC BIT(5) /*!< RXORE flag clear bit */
|
||
|
|
#define SDIO_INTC_CMDRECVC BIT(6) /*!< CMDRECV flag clear bit */
|
||
|
|
#define SDIO_INTC_CMDSENDC BIT(7) /*!< CMDSEND flag clear bit */
|
||
|
|
#define SDIO_INTC_DTENDC BIT(8) /*!< DTEND flag clear bit */
|
||
|
|
#define SDIO_INTC_STBITEC BIT(9) /*!< STBITE flag clear bit */
|
||
|
|
#define SDIO_INTC_DTBLKENDC BIT(10) /*!< DTBLKEND flag clear bit */
|
||
|
|
#define SDIO_INTC_SDIOINTC BIT(22) /*!< SDIOINT flag clear bit */
|
||
|
|
#define SDIO_INTC_ATAENDC BIT(23) /*!< ATAEND flag clear bit */
|
||
|
|
|
||
|
|
/* SDIO_INTEN */
|
||
|
|
#define SDIO_INTEN_CCRCERRIE BIT(0) /*!< command response CRC fail interrupt enable */
|
||
|
|
#define SDIO_INTEN_DTCRCERRIE BIT(1) /*!< data CRC fail interrupt enable */
|
||
|
|
#define SDIO_INTEN_CMDTMOUTIE BIT(2) /*!< command response timeout interrupt enable */
|
||
|
|
#define SDIO_INTEN_DTTMOUTIE BIT(3) /*!< data timeout interrupt enable */
|
||
|
|
#define SDIO_INTEN_TXUREIE BIT(4) /*!< transmit FIFO underrun error interrupt enable */
|
||
|
|
#define SDIO_INTEN_RXOREIE BIT(5) /*!< received FIFO overrun error interrupt enable */
|
||
|
|
#define SDIO_INTEN_CMDRECVIE BIT(6) /*!< command response received interrupt enable */
|
||
|
|
#define SDIO_INTEN_CMDSENDIE BIT(7) /*!< command sent interrupt enable */
|
||
|
|
#define SDIO_INTEN_DTENDIE BIT(8) /*!< data end interrupt enable */
|
||
|
|
#define SDIO_INTEN_STBITEIE BIT(9) /*!< start bit error interrupt enable */
|
||
|
|
#define SDIO_INTEN_DTBLKENDIE BIT(10) /*!< data block end interrupt enable */
|
||
|
|
#define SDIO_INTEN_CMDRUNIE BIT(11) /*!< command transmission interrupt enable */
|
||
|
|
#define SDIO_INTEN_TXRUNIE BIT(12) /*!< data transmission interrupt enable */
|
||
|
|
#define SDIO_INTEN_RXRUNIE BIT(13) /*!< data reception interrupt enable */
|
||
|
|
#define SDIO_INTEN_TFHIE BIT(14) /*!< transmit FIFO half empty interrupt enable */
|
||
|
|
#define SDIO_INTEN_RFHIE BIT(15) /*!< receive FIFO half full interrupt enable */
|
||
|
|
#define SDIO_INTEN_TFFIE BIT(16) /*!< transmit FIFO full interrupt enable */
|
||
|
|
#define SDIO_INTEN_RFFIE BIT(17) /*!< receive FIFO full interrupt enable */
|
||
|
|
#define SDIO_INTEN_TFEIE BIT(18) /*!< transmit FIFO empty interrupt enable */
|
||
|
|
#define SDIO_INTEN_RFEIE BIT(19) /*!< receive FIFO empty interrupt enable */
|
||
|
|
#define SDIO_INTEN_TXDTVALIE BIT(20) /*!< data valid in transmit FIFO interrupt enable */
|
||
|
|
#define SDIO_INTEN_RXDTVALIE BIT(21) /*!< data valid in receive FIFO interrupt enable */
|
||
|
|
#define SDIO_INTEN_SDIOINTIE BIT(22) /*!< SD I/O interrupt received interrupt enable */
|
||
|
|
#define SDIO_INTEN_ATAENDIE BIT(23) /*!< CE-ATA command completion signal received interrupt enable */
|
||
|
|
|
||
|
|
/* SDIO_FIFO */
|
||
|
|
#define SDIO_FIFO_FIFODT BITS(0,31) /*!< receive FIFO data or transmit FIFO data */
|
||
|
|
|
||
|
|
/* constants definitions */
|
||
|
|
/* SDIO flags */
|
||
|
|
#define SDIO_FLAG_CCRCERR BIT(0) /*!< command response received (CRC check failed) flag */
|
||
|
|
#define SDIO_FLAG_DTCRCERR BIT(1) /*!< data block sent/received (CRC check failed) flag */
|
||
|
|
#define SDIO_FLAG_CMDTMOUT BIT(2) /*!< command response timeout flag */
|
||
|
|
#define SDIO_FLAG_DTTMOUT BIT(3) /*!< data timeout flag */
|
||
|
|
#define SDIO_FLAG_TXURE BIT(4) /*!< transmit FIFO underrun error occurs flag */
|
||
|
|
#define SDIO_FLAG_RXORE BIT(5) /*!< received FIFO overrun error occurs flag */
|
||
|
|
#define SDIO_FLAG_CMDRECV BIT(6) /*!< command response received (CRC check passed) flag */
|
||
|
|
#define SDIO_FLAG_CMDSEND BIT(7) /*!< command sent (no response required) flag */
|
||
|
|
#define SDIO_FLAG_DTEND BIT(8) /*!< data end (data counter, SDIO_DATACNT, is zero) flag */
|
||
|
|
#define SDIO_FLAG_STBITE BIT(9) /*!< start bit error in the bus flag */
|
||
|
|
#define SDIO_FLAG_DTBLKEND BIT(10) /*!< data block sent/received (CRC check passed) flag */
|
||
|
|
#define SDIO_FLAG_CMDRUN BIT(11) /*!< command transmission in progress flag */
|
||
|
|
#define SDIO_FLAG_TXRUN BIT(12) /*!< data transmission in progress flag */
|
||
|
|
#define SDIO_FLAG_RXRUN BIT(13) /*!< data reception in progress flag */
|
||
|
|
#define SDIO_FLAG_TFH BIT(14) /*!< transmit FIFO is half empty flag: at least 8 words can be written into the FIFO */
|
||
|
|
#define SDIO_FLAG_RFH BIT(15) /*!< receive FIFO is half full flag: at least 8 words can be read in the FIFO */
|
||
|
|
#define SDIO_FLAG_TFF BIT(16) /*!< transmit FIFO is full flag */
|
||
|
|
#define SDIO_FLAG_RFF BIT(17) /*!< receive FIFO is full flag */
|
||
|
|
#define SDIO_FLAG_TFE BIT(18) /*!< transmit FIFO is empty flag */
|
||
|
|
#define SDIO_FLAG_RFE BIT(19) /*!< receive FIFO is empty flag */
|
||
|
|
#define SDIO_FLAG_TXDTVAL BIT(20) /*!< data is valid in transmit FIFO flag */
|
||
|
|
#define SDIO_FLAG_RXDTVAL BIT(21) /*!< data is valid in receive FIFO flag */
|
||
|
|
#define SDIO_FLAG_SDIOINT BIT(22) /*!< SD I/O interrupt received flag */
|
||
|
|
#define SDIO_FLAG_ATAEND BIT(23) /*!< CE-ATA command completion signal received (only for CMD61) flag */
|
||
|
|
|
||
|
|
/* SDIO interrupt flags */
|
||
|
|
#define SDIO_INT_CCRCERR BIT(0) /*!< SDIO CCRCERR interrupt */
|
||
|
|
#define SDIO_INT_DTCRCERR BIT(1) /*!< SDIO DTCRCERR interrupt */
|
||
|
|
#define SDIO_INT_CMDTMOUT BIT(2) /*!< SDIO CMDTMOUT interrupt */
|
||
|
|
#define SDIO_INT_DTTMOUT BIT(3) /*!< SDIO DTTMOUT interrupt */
|
||
|
|
#define SDIO_INT_TXURE BIT(4) /*!< SDIO TXURE interrupt */
|
||
|
|
#define SDIO_INT_RXORE BIT(5) /*!< SDIO RXORE interrupt */
|
||
|
|
#define SDIO_INT_CMDRECV BIT(6) /*!< SDIO CMDRECV interrupt */
|
||
|
|
#define SDIO_INT_CMDSEND BIT(7) /*!< SDIO CMDSEND interrupt */
|
||
|
|
#define SDIO_INT_DTEND BIT(8) /*!< SDIO DTEND interrupt */
|
||
|
|
#define SDIO_INT_STBITE BIT(9) /*!< SDIO STBITE interrupt */
|
||
|
|
#define SDIO_INT_DTBLKEND BIT(10) /*!< SDIO DTBLKEND interrupt */
|
||
|
|
#define SDIO_INT_CMDRUN BIT(11) /*!< SDIO CMDRUN interrupt */
|
||
|
|
#define SDIO_INT_TXRUN BIT(12) /*!< SDIO TXRUN interrupt */
|
||
|
|
#define SDIO_INT_RXRUN BIT(13) /*!< SDIO RXRUN interrupt */
|
||
|
|
#define SDIO_INT_TFH BIT(14) /*!< SDIO TFH interrupt */
|
||
|
|
#define SDIO_INT_RFH BIT(15) /*!< SDIO RFH interrupt */
|
||
|
|
#define SDIO_INT_TFF BIT(16) /*!< SDIO TFF interrupt */
|
||
|
|
#define SDIO_INT_RFF BIT(17) /*!< SDIO RFF interrupt */
|
||
|
|
#define SDIO_INT_TFE BIT(18) /*!< SDIO TFE interrupt */
|
||
|
|
#define SDIO_INT_RFE BIT(19) /*!< SDIO RFE interrupt */
|
||
|
|
#define SDIO_INT_TXDTVAL BIT(20) /*!< SDIO TXDTVAL interrupt */
|
||
|
|
#define SDIO_INT_RXDTVAL BIT(21) /*!< SDIO RXDTVAL interrupt */
|
||
|
|
#define SDIO_INT_SDIOINT BIT(22) /*!< SDIO SDIOINT interrupt */
|
||
|
|
#define SDIO_INT_ATAEND BIT(23) /*!< SDIO ATAEND interrupt */
|
||
|
|
|
||
|
|
/* SDIO power control */
|
||
|
|
#define PWRCTL_PWRCTL(regval) (BITS(0,1) & ((uint32_t)(regval) << 0))
|
||
|
|
#define SDIO_POWER_OFF PWRCTL_PWRCTL(0) /*!< SDIO power off */
|
||
|
|
#define SDIO_POWER_ON PWRCTL_PWRCTL(3) /*!< SDIO power on */
|
||
|
|
|
||
|
|
/* SDIO card bus mode control */
|
||
|
|
#define CLKCTL_BUSMODE(regval) (BITS(11,12) & ((uint32_t)(regval) << 11))
|
||
|
|
#define SDIO_BUSMODE_1BIT CLKCTL_BUSMODE(0) /*!< 1-bit SDIO card bus mode */
|
||
|
|
#define SDIO_BUSMODE_4BIT CLKCTL_BUSMODE(1) /*!< 4-bit SDIO card bus mode */
|
||
|
|
#define SDIO_BUSMODE_8BIT CLKCTL_BUSMODE(2) /*!< 8-bit SDIO card bus mode */
|
||
|
|
|
||
|
|
/* SDIO_CLK clock edge selection */
|
||
|
|
#define SDIO_SDIOCLKEDGE_RISING (uint32_t)0x00000000U /*!< select the rising edge of the SDIOCLK to generate SDIO_CLK */
|
||
|
|
#define SDIO_SDIOCLKEDGE_FALLING SDIO_CLKCTL_CLKEDGE /*!< select the falling edge of the SDIOCLK to generate SDIO_CLK */
|
||
|
|
|
||
|
|
/* clock bypass enable or disable */
|
||
|
|
#define SDIO_CLOCKBYPASS_DISABLE (uint32_t)0x00000000U /*!< no bypass */
|
||
|
|
#define SDIO_CLOCKBYPASS_ENABLE SDIO_CLKCTL_CLKBYP /*!< clock bypass */
|
||
|
|
|
||
|
|
/* SDIO_CLK clock dynamic switch on/off for power saving */
|
||
|
|
#define SDIO_CLOCKPWRSAVE_DISABLE (uint32_t)0x00000000U /*!< SDIO_CLK clock is always on */
|
||
|
|
#define SDIO_CLOCKPWRSAVE_ENABLE SDIO_CLKCTL_CLKPWRSAV /*!< SDIO_CLK closed when bus is idle */
|
||
|
|
|
||
|
|
/* SDIO command response type */
|
||
|
|
#define CMDCTL_CMDRESP(regval) (BITS(6,7) & ((uint32_t)(regval) << 6))
|
||
|
|
#define SDIO_RESPONSETYPE_NO CMDCTL_CMDRESP(0) /*!< no response */
|
||
|
|
#define SDIO_RESPONSETYPE_SHORT CMDCTL_CMDRESP(1) /*!< short response */
|
||
|
|
#define SDIO_RESPONSETYPE_LONG CMDCTL_CMDRESP(3) /*!< long response */
|
||
|
|
|
||
|
|
/* command state machine wait type */
|
||
|
|
#define SDIO_WAITTYPE_NO (uint32_t)0x00000000U /*!< not wait interrupt */
|
||
|
|
#define SDIO_WAITTYPE_INTERRUPT SDIO_CMDCTL_INTWAIT /*!< wait interrupt */
|
||
|
|
#define SDIO_WAITTYPE_DATAEND SDIO_CMDCTL_WAITDEND /*!< wait the end of data transfer */
|
||
|
|
|
||
|
|
#define SDIO_RESPONSE0 (uint32_t)0x00000000U /*!< card response[31:0]/card response[127:96] */
|
||
|
|
#define SDIO_RESPONSE1 (uint32_t)0x00000001U /*!< card response[95:64] */
|
||
|
|
#define SDIO_RESPONSE2 (uint32_t)0x00000002U /*!< card response[63:32] */
|
||
|
|
#define SDIO_RESPONSE3 (uint32_t)0x00000003U /*!< card response[31:1], plus bit 0 */
|
||
|
|
|
||
|
|
/* SDIO data block size */
|
||
|
|
#define DATACTL_BLKSZ(regval) (BITS(4,7) & ((uint32_t)(regval) << 4))
|
||
|
|
#define SDIO_DATABLOCKSIZE_1BYTE DATACTL_BLKSZ(0) /*!< block size = 1 byte */
|
||
|
|
#define SDIO_DATABLOCKSIZE_2BYTES DATACTL_BLKSZ(1) /*!< block size = 2 bytes */
|
||
|
|
#define SDIO_DATABLOCKSIZE_4BYTES DATACTL_BLKSZ(2) /*!< block size = 4 bytes */
|
||
|
|
#define SDIO_DATABLOCKSIZE_8BYTES DATACTL_BLKSZ(3) /*!< block size = 8 bytes */
|
||
|
|
#define SDIO_DATABLOCKSIZE_16BYTES DATACTL_BLKSZ(4) /*!< block size = 16 bytes */
|
||
|
|
#define SDIO_DATABLOCKSIZE_32BYTES DATACTL_BLKSZ(5) /*!< block size = 32 bytes */
|
||
|
|
#define SDIO_DATABLOCKSIZE_64BYTES DATACTL_BLKSZ(6) /*!< block size = 64 bytes */
|
||
|
|
#define SDIO_DATABLOCKSIZE_128BYTES DATACTL_BLKSZ(7) /*!< block size = 128 bytes */
|
||
|
|
#define SDIO_DATABLOCKSIZE_256BYTES DATACTL_BLKSZ(8) /*!< block size = 256 bytes */
|
||
|
|
#define SDIO_DATABLOCKSIZE_512BYTES DATACTL_BLKSZ(9) /*!< block size = 512 bytes */
|
||
|
|
#define SDIO_DATABLOCKSIZE_1024BYTES DATACTL_BLKSZ(10) /*!< block size = 1024 bytes */
|
||
|
|
#define SDIO_DATABLOCKSIZE_2048BYTES DATACTL_BLKSZ(11) /*!< block size = 2048 bytes */
|
||
|
|
#define SDIO_DATABLOCKSIZE_4096BYTES DATACTL_BLKSZ(12) /*!< block size = 4096 bytes */
|
||
|
|
#define SDIO_DATABLOCKSIZE_8192BYTES DATACTL_BLKSZ(13) /*!< block size = 8192 bytes */
|
||
|
|
#define SDIO_DATABLOCKSIZE_16384BYTES DATACTL_BLKSZ(14) /*!< block size = 16384 bytes */
|
||
|
|
|
||
|
|
/* SDIO data transfer mode */
|
||
|
|
#define SDIO_TRANSMODE_BLOCK (uint32_t)0x00000000U /*!< block transfer */
|
||
|
|
#define SDIO_TRANSMODE_STREAM SDIO_DATACTL_TRANSMOD /*!< stream transfer or SDIO multibyte transfer */
|
||
|
|
|
||
|
|
/* SDIO data transfer direction */
|
||
|
|
#define SDIO_TRANSDIRECTION_TOCARD (uint32_t)0x00000000U /*!< write data to card */
|
||
|
|
#define SDIO_TRANSDIRECTION_TOSDIO SDIO_DATACTL_DATADIR /*!< read data from card */
|
||
|
|
|
||
|
|
/* SDIO read wait type */
|
||
|
|
#define SDIO_READWAITTYPE_DAT2 (uint32_t)0x00000000U /*!< read wait control using SDIO_DAT[2] */
|
||
|
|
#define SDIO_READWAITTYPE_CLK SDIO_DATACTL_RWTYPE /*!< read wait control by stopping SDIO_CLK */
|
||
|
|
|
||
|
|
/* function declarations */
|
||
|
|
/* deinitialize the SDIO */
|
||
|
|
void sdio_deinit(void);
|
||
|
|
/* configure the SDIO clock */
|
||
|
|
void sdio_clock_config(uint32_t clock_edge, uint32_t clock_bypass, uint32_t clock_powersave, uint16_t clock_division);
|
||
|
|
/* enable hardware clock control */
|
||
|
|
void sdio_hardware_clock_enable(void);
|
||
|
|
/* disable hardware clock control */
|
||
|
|
void sdio_hardware_clock_disable(void);
|
||
|
|
/* set different SDIO card bus mode */
|
||
|
|
void sdio_bus_mode_set(uint32_t bus_mode);
|
||
|
|
/* set the SDIO power state */
|
||
|
|
void sdio_power_state_set(uint32_t power_state);
|
||
|
|
/* get the SDIO power state */
|
||
|
|
uint32_t sdio_power_state_get(void);
|
||
|
|
/* enable SDIO_CLK clock output */
|
||
|
|
void sdio_clock_enable(void);
|
||
|
|
/* disable SDIO_CLK clock output */
|
||
|
|
void sdio_clock_disable(void);
|
||
|
|
|
||
|
|
/* configure the command index, argument, response type, wait type and CSM to send command */
|
||
|
|
/* configure the command and response */
|
||
|
|
void sdio_command_response_config(uint32_t cmd_index, uint32_t cmd_argument, uint32_t response_type);
|
||
|
|
/* set the command state machine wait type */
|
||
|
|
void sdio_wait_type_set(uint32_t wait_type);
|
||
|
|
/* enable the CSM(command state machine) */
|
||
|
|
void sdio_csm_enable(void);
|
||
|
|
/* disable the CSM(command state machine) */
|
||
|
|
void sdio_csm_disable(void);
|
||
|
|
/* get the last response command index */
|
||
|
|
uint8_t sdio_command_index_get(void);
|
||
|
|
/* get the response for the last received command */
|
||
|
|
uint32_t sdio_response_get(uint32_t sdio_responsex);
|
||
|
|
|
||
|
|
/* configure the data timeout, length, block size, transfer mode, direction and DSM for data transfer */
|
||
|
|
/* configure the data timeout, data length and data block size */
|
||
|
|
void sdio_data_config(uint32_t data_timeout, uint32_t data_length, uint32_t data_blocksize);
|
||
|
|
/* configure the data transfer mode and direction */
|
||
|
|
void sdio_data_transfer_config(uint32_t transfer_mode, uint32_t transfer_direction);
|
||
|
|
/* enable the DSM(data state machine) for data transfer */
|
||
|
|
void sdio_dsm_enable(void);
|
||
|
|
/* disable the DSM(data state machine) */
|
||
|
|
void sdio_dsm_disable(void);
|
||
|
|
/* write data(one word) to the transmit FIFO */
|
||
|
|
void sdio_data_write(uint32_t data);
|
||
|
|
/* read data(one word) from the receive FIFO */
|
||
|
|
uint32_t sdio_data_read(void);
|
||
|
|
/* get the number of remaining data bytes to be transferred to card */
|
||
|
|
uint32_t sdio_data_counter_get(void);
|
||
|
|
/* get the number of words remaining to be written or read from FIFO */
|
||
|
|
uint32_t sdio_fifo_counter_get(void);
|
||
|
|
/* enable the DMA request for SDIO */
|
||
|
|
void sdio_dma_enable(void);
|
||
|
|
/* disable the DMA request for SDIO */
|
||
|
|
void sdio_dma_disable(void);
|
||
|
|
|
||
|
|
/* get the flags state of SDIO */
|
||
|
|
FlagStatus sdio_flag_get(uint32_t flag);
|
||
|
|
/* clear the pending flags of SDIO */
|
||
|
|
void sdio_flag_clear(uint32_t flag);
|
||
|
|
/* enable the SDIO interrupt */
|
||
|
|
void sdio_interrupt_enable(uint32_t int_flag);
|
||
|
|
/* disable the SDIO interrupt */
|
||
|
|
void sdio_interrupt_disable(uint32_t int_flag);
|
||
|
|
/* get the interrupt flags state of SDIO */
|
||
|
|
FlagStatus sdio_interrupt_flag_get(uint32_t int_flag);
|
||
|
|
/* clear the interrupt pending flags of SDIO */
|
||
|
|
void sdio_interrupt_flag_clear(uint32_t int_flag);
|
||
|
|
|
||
|
|
/* enable the read wait mode(SD I/O only) */
|
||
|
|
void sdio_readwait_enable(void);
|
||
|
|
/* disable the read wait mode(SD I/O only) */
|
||
|
|
void sdio_readwait_disable(void);
|
||
|
|
/* enable the function that stop the read wait process(SD I/O only) */
|
||
|
|
void sdio_stop_readwait_enable(void);
|
||
|
|
/* disable the function that stop the read wait process(SD I/O only) */
|
||
|
|
void sdio_stop_readwait_disable(void);
|
||
|
|
/* set the read wait type(SD I/O only) */
|
||
|
|
void sdio_readwait_type_set(uint32_t readwait_type);
|
||
|
|
/* enable the SD I/O mode specific operation(SD I/O only) */
|
||
|
|
void sdio_operation_enable(void);
|
||
|
|
/* disable the SD I/O mode specific operation(SD I/O only) */
|
||
|
|
void sdio_operation_disable(void);
|
||
|
|
/* enable the SD I/O suspend operation(SD I/O only) */
|
||
|
|
void sdio_suspend_enable(void);
|
||
|
|
/* disable the SD I/O suspend operation(SD I/O only) */
|
||
|
|
void sdio_suspend_disable(void);
|
||
|
|
|
||
|
|
/* enable the CE-ATA command(CE-ATA only) */
|
||
|
|
void sdio_ceata_command_enable(void);
|
||
|
|
/* disable the CE-ATA command(CE-ATA only) */
|
||
|
|
void sdio_ceata_command_disable(void);
|
||
|
|
/* enable the CE-ATA interrupt(CE-ATA only) */
|
||
|
|
void sdio_ceata_interrupt_enable(void);
|
||
|
|
/* disable the CE-ATA interrupt(CE-ATA only) */
|
||
|
|
void sdio_ceata_interrupt_disable(void);
|
||
|
|
/* enable the CE-ATA command completion signal(CE-ATA only) */
|
||
|
|
void sdio_ceata_command_completion_enable(void);
|
||
|
|
/* disable the CE-ATA command completion signal(CE-ATA only) */
|
||
|
|
void sdio_ceata_command_completion_disable(void);
|
||
|
|
|
||
|
|
#endif /* GD32F4XX_SDIO_H */
|