4
0
mirror of git://sourceware.org/git/newlib-cygwin.git synced 2025-01-19 04:49:25 +08:00
Keith Packard c1e9248039 riscv: Map between ieeefp.h exception bits and RISC-V FCSR bits
If we had architecture-specific exception bits, we could just set them
to match the processor, but instead ieeefp.h is shared by all targets
so we need to map between the public values and the register contents.

Signed-off-by: Keith Packard <keithp@keithp.com>
2020-10-14 10:54:08 -04:00
..
2018-01-17 11:47:26 -06:00
2019-01-13 23:33:51 +01:00
2017-12-07 11:54:11 +00:00
2018-07-30 10:47:57 +02:00
2018-01-17 11:47:26 -06:00
2018-01-17 11:47:30 -06:00
2017-11-29 11:25:46 -06:00
2017-11-29 11:25:45 -06:00
2017-11-29 11:25:45 -06:00
2017-11-29 11:25:46 -06:00
2017-11-29 11:25:46 -06:00