libs/newlib-cygwin
libs
/
newlib-cygwin
mirror of git://sourceware.org/git/newlib-cygwin.git
4
0
Fork 0
Code Issues Projects Releases Wiki Activity
newlib-cygwin/newlib/libm/machine/riscv
History
Mike Frysinger 2339979934 newlib: libm: merge machine/ configure scripts up a level 
The machine configure scripts are all effectively stub scripts that
pass the higher level options to its own makefile.  The only one doing
any custom tests was nds32.  The rest were all effectively the same as
the libm/ configure script.

So instead of recursively running configure in all of these subdirs,
generate their makefiles from the top-level configure.  For nds32,
deploy a pattern of including subdir logic via m4:
	m4_include([machine/nds32/acinclude.m4])

Even its set of checks are very small -- it does 2 preprocessor tests
and sets up 2 makefile conditionals.

Some of the generated machine makefiles have a bunch of extra stuff
added to them, but that's because they were inconsistent in their
configure libtool calls.  The top-level has it, so it exports some
new vars to the ones that weren't already.
 		2022-01-26 03:11:20 -05:00
..
Makefile.am newlib: libm: merge machine/ configure scripts up a level 2022-01-26 03:11:20 -05:00
Makefile.in newlib: libm: merge machine/ configure scripts up a level 2022-01-26 03:11:20 -05:00
e_sqrt.c libm/riscv: Fix machine-specific sqrt build process 2020-09-04 15:11:31 +02:00
ef_sqrt.c libm/riscv: Fix machine-specific sqrt build process 2020-09-04 15:11:31 +02:00
fe_dfl_env.c Add RISC-V port for libm 2017-08-17 12:54:56 -04:00
feclearexcept.c Add RISC-V port for libm 2017-08-17 12:54:56 -04:00
fegetenv.c Add RISC-V port for libm 2017-08-17 12:54:56 -04:00
fegetexceptflag.c Add RISC-V port for libm 2017-08-17 12:54:56 -04:00
fegetround.c Add RISC-V port for libm 2017-08-17 12:54:56 -04:00
feholdexcept.c Add RISC-V port for libm 2017-08-17 12:54:56 -04:00
feraiseexcept.c Add RISC-V port for libm 2017-08-17 12:54:56 -04:00
fesetenv.c Add RISC-V port for libm 2017-08-17 12:54:56 -04:00
fesetexceptflag.c Add RISC-V port for libm 2017-08-17 12:54:56 -04:00
fesetround.c Add RISC-V port for libm 2017-08-17 12:54:56 -04:00
fetestexcept.c Add RISC-V port for libm 2017-08-17 12:54:56 -04:00
feupdateenv.c Add RISC-V port for libm 2017-08-17 12:54:56 -04:00
riscv_math.h RISC-V: Implment finite and fpclassify 2020-10-27 08:56:30 +01:00
s_copysign.c RISC-V: Add machine-specific implementation for isnan[f] and copysign[f] 2020-11-18 09:35:28 +01:00
s_fabs.c RISC-V: Add fabs[f], fmax[f] and fmin[f]. 2020-10-27 08:56:30 +01:00
s_finite.c RISC-V: NaN should return 0 for finite[f] 2020-10-29 09:39:35 +01:00
s_fma.c libm/riscv: Use common fma code when necessary 2020-09-04 15:11:31 +02:00
s_fmax.c RISC-V: Add fabs[f], fmax[f] and fmin[f]. 2020-10-27 08:56:30 +01:00
s_fmin.c RISC-V: Add fabs[f], fmax[f] and fmin[f]. 2020-10-27 08:56:30 +01:00
s_fpclassify.c RISC-V: Implment finite and fpclassify 2020-10-27 08:56:30 +01:00
s_isinf.c RISC-V: Fix wrong including file in s_isinf.c 2020-10-29 09:39:35 +01:00
s_isnan.c RISC-V: Add machine-specific implementation for isnan[f] and copysign[f] 2020-11-18 09:35:28 +01:00
s_llrint.c RISC-V: Add machine-specific implementation for lrint[f], lround[f], llrint[f] and llround[f]. 2020-11-18 09:35:28 +01:00
s_llround.c RISC-V: Add machine-specific implementation for lrint[f], lround[f], llrint[f] and llround[f]. 2020-11-18 09:35:28 +01:00
s_lrint.c RISC-V: Add machine-specific implementation for lrint[f], lround[f], llrint[f] and llround[f]. 2020-11-18 09:35:28 +01:00
s_lround.c RISC-V: Add machine-specific implementation for lrint[f], lround[f], llrint[f] and llround[f]. 2020-11-18 09:35:28 +01:00
sf_copysign.c RISC-V: Add machine-specific implementation for isnan[f] and copysign[f] 2020-11-18 09:35:28 +01:00
sf_fabs.c RISC-V: Add fabs[f], fmax[f] and fmin[f]. 2020-10-27 08:56:30 +01:00
sf_finite.c RISC-V: NaN should return 0 for finite[f] 2020-10-29 09:39:35 +01:00
sf_fma.c libm/riscv: Use common fma code when necessary 2020-09-04 15:11:31 +02:00
sf_fmax.c RISC-V: Add fabs[f], fmax[f] and fmin[f]. 2020-10-27 08:56:30 +01:00
sf_fmin.c RISC-V: Add fabs[f], fmax[f] and fmin[f]. 2020-10-27 08:56:30 +01:00
sf_fpclassify.c RISC-V: Implment finite and fpclassify 2020-10-27 08:56:30 +01:00
sf_isinf.c RISC-V: Implment finite and fpclassify 2020-10-27 08:56:30 +01:00
sf_isnan.c RISC-V: Add machine-specific implementation for isnan[f] and copysign[f] 2020-11-18 09:35:28 +01:00
sf_llrint.c RISC-V: Add machine-specific implementation for lrint[f], lround[f], llrint[f] and llround[f]. 2020-11-18 09:35:28 +01:00
sf_llround.c RISC-V: Add machine-specific implementation for lrint[f], lround[f], llrint[f] and llround[f]. 2020-11-18 09:35:28 +01:00
sf_lrint.c RISC-V: Add machine-specific implementation for lrint[f], lround[f], llrint[f] and llround[f]. 2020-11-18 09:35:28 +01:00
sf_lround.c RISC-V: Add machine-specific implementation for lrint[f], lround[f], llrint[f] and llround[f]. 2020-11-18 09:35:28 +01:00