mirror of
git://sourceware.org/git/newlib-cygwin.git
synced 2025-01-23 07:27:21 +08:00
96ec8f868e
Update AArch64 assembly string routines from: https://github.com/ARM-software/optimized-routines commit 0cf84f26b6b8dcad8287fe30a4dcc1fdabd06560 Author: Sebastian Huber <sebastian.huber@embedded-brains.de> Date: Thu Jul 27 17:14:57 2023 +0200 string: Fix corrupt GNU_PROPERTY_TYPE (5) size For ELF32 the notes alignment is 4 and not 8. Add license and copyright information to COPYING.NEWLIB as entry (56).
107 lines
2.2 KiB
C
107 lines
2.2 KiB
C
/*
|
|
* Macros for asm code. AArch64 version.
|
|
*
|
|
* Copyright (c) 2019-2023, Arm Limited.
|
|
* SPDX-License-Identifier: MIT OR Apache-2.0 WITH LLVM-exception
|
|
*/
|
|
|
|
#ifndef _ASMDEFS_H
|
|
#define _ASMDEFS_H
|
|
|
|
/* Branch Target Identitication support. */
|
|
#define BTI_C hint 34
|
|
#define BTI_J hint 36
|
|
/* Return address signing support (pac-ret). */
|
|
#define PACIASP hint 25; .cfi_window_save
|
|
#define AUTIASP hint 29; .cfi_window_save
|
|
|
|
/* GNU_PROPERTY_AARCH64_* macros from elf.h. */
|
|
#define FEATURE_1_AND 0xc0000000
|
|
#define FEATURE_1_BTI 1
|
|
#define FEATURE_1_PAC 2
|
|
|
|
/* Add a NT_GNU_PROPERTY_TYPE_0 note. */
|
|
#ifdef __ILP32__
|
|
#define GNU_PROPERTY(type, value) \
|
|
.section .note.gnu.property, "a"; \
|
|
.p2align 2; \
|
|
.word 4; \
|
|
.word 12; \
|
|
.word 5; \
|
|
.asciz "GNU"; \
|
|
.word type; \
|
|
.word 4; \
|
|
.word value; \
|
|
.text
|
|
#else
|
|
#define GNU_PROPERTY(type, value) \
|
|
.section .note.gnu.property, "a"; \
|
|
.p2align 3; \
|
|
.word 4; \
|
|
.word 16; \
|
|
.word 5; \
|
|
.asciz "GNU"; \
|
|
.word type; \
|
|
.word 4; \
|
|
.word value; \
|
|
.word 0; \
|
|
.text
|
|
#endif
|
|
|
|
/* If set then the GNU Property Note section will be added to
|
|
mark objects to support BTI and PAC-RET. */
|
|
#ifndef WANT_GNU_PROPERTY
|
|
#define WANT_GNU_PROPERTY 1
|
|
#endif
|
|
|
|
#if WANT_GNU_PROPERTY
|
|
/* Add property note with supported features to all asm files. */
|
|
GNU_PROPERTY (FEATURE_1_AND, FEATURE_1_BTI|FEATURE_1_PAC)
|
|
#endif
|
|
|
|
#define ENTRY_ALIGN(name, alignment) \
|
|
.global name; \
|
|
.type name,%function; \
|
|
.align alignment; \
|
|
name: \
|
|
.cfi_startproc; \
|
|
BTI_C;
|
|
|
|
#define ENTRY(name) ENTRY_ALIGN(name, 6)
|
|
|
|
#define ENTRY_ALIAS(name) \
|
|
.global name; \
|
|
.type name,%function; \
|
|
name:
|
|
|
|
#define END(name) \
|
|
.cfi_endproc; \
|
|
.size name, .-name;
|
|
|
|
#define L(l) .L ## l
|
|
|
|
#ifdef __ILP32__
|
|
/* Sanitize padding bits of pointer arguments as per aapcs64 */
|
|
#define PTR_ARG(n) mov w##n, w##n
|
|
#else
|
|
#define PTR_ARG(n)
|
|
#endif
|
|
|
|
#ifdef __ILP32__
|
|
/* Sanitize padding bits of size arguments as per aapcs64 */
|
|
#define SIZE_ARG(n) mov w##n, w##n
|
|
#else
|
|
#define SIZE_ARG(n)
|
|
#endif
|
|
|
|
/* Compiler supports SVE instructions */
|
|
#ifndef HAVE_SVE
|
|
# if __aarch64__ && (__GNUC__ >= 8 || __clang_major__ >= 5)
|
|
# define HAVE_SVE 1
|
|
# else
|
|
# define HAVE_SVE 0
|
|
# endif
|
|
#endif
|
|
|
|
#endif
|