libs/newlib-cygwin
libs/newlib-cygwin
4
0
Fork 0
mirror of git://sourceware.org/git/newlib-cygwin.git synced 2025-02-22 00:38:06 +08:00
Code Issues Projects Releases Wiki Activity

Add support for MIPS R1[02]000 performance counter opcodes.

Browse Source
This commit is contained in:
Thiemo Seufer 2001-08-16 19:24:33 +00:00
parent 933cbf6213
commit ab7c6379a8
2 changed files with 10 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
include/opcode/ChangeLog
View File

@ -1,3 +1,8 @@
2001-08-16 Thiemo Seufer <seufer@csv.ica.uni-stuttgart.de>
* mips.h (INSN_10000): Define.
(OPCODE_IS_MEMBER): Check for INSN_10000.
2001-08-10 Alan Modra <amodra@one.net.au> 2001-08-10 Alan Modra <amodra@one.net.au>
* ppc.h: Revert 2001-08-08. * ppc.h: Revert 2001-08-08.

6
include/opcode/mips.h
View File

@ -326,6 +326,8 @@ struct mips_opcode
#define INSN_4100 0x00040000 #define INSN_4100 0x00040000
/* Toshiba R3900 instruction. */ /* Toshiba R3900 instruction. */
#define INSN_3900 0x00080000 #define INSN_3900 0x00080000
/* MIPS R10000 instruction. */
#define INSN_10000 0x00100000
/* MIPS ISA defines, use instead of hardcoding ISA level. */ /* MIPS ISA defines, use instead of hardcoding ISA level. */
@ -375,7 +377,9 @@ struct mips_opcode
|| (cpu == CPU_R4010 && ((insn)->membership & INSN_4010) != 0) \ || (cpu == CPU_R4010 && ((insn)->membership & INSN_4010) != 0) \
|| ((cpu == CPU_VR4100 || cpu == CPU_R4111) \ || ((cpu == CPU_VR4100 || cpu == CPU_R4111) \
&& ((insn)->membership & INSN_4100) != 0) \ && ((insn)->membership & INSN_4100) != 0) \
|| (cpu == CPU_R3900 && ((insn)->membership & INSN_3900) != 0)) || (cpu == CPU_R3900 && ((insn)->membership & INSN_3900) != 0) \
|| ((cpu == CPU_R10000 || cpu == CPU_R12000) \
&& ((insn)->membership & INSN_10000) != 0))
/* This is a list of macro expanded instructions. /* This is a list of macro expanded instructions.