[gas/testsuite/ChangeLog]
2001-10-17 Chris Demetriou <cgd@broadcom.com> * gas/mips/mips.exp (sb1-ext-ps): New test to test SB-1 core's paired-single extensions to the MIPS64 ISA. * gas/mips/sb1-ext-ps.d: New file. * gas/mips/sb1-ext-ps.s: New file. [include/opcode/ChangeLog] 2001-10-17 Chris Demetriou <cgd@broadcom.com> * mips.h (INSN_SB1): New cpu-specific instruction bit. (OPCODE_IS_MEMBER): Allow instructions matching INSN_SB1 if cpu is CPU_SB1. [opcodes/ChangeLog] 2001-10-17 Chris Demetriou <cgd@broadcom.com> * mips-dis.c (mips_isa_type): Make the ISA used to disassemble SB-1 binaries include instructions specific to the SB-1. * mips-opc.c (SB1): New definition. (mips_builtin_opcodes): Add SB-1 extension opcodes "div.ps", "recip.ps", "rsqrt.ps", and "sqrt.ps".
This commit is contained in:
parent
b4e98df6bc
commit
90cb41d9e7
|
@ -1,3 +1,9 @@
|
|||
2001-10-17 Chris Demetriou <cgd@broadcom.com>
|
||||
|
||||
* mips.h (INSN_SB1): New cpu-specific instruction bit.
|
||||
(OPCODE_IS_MEMBER): Allow instructions matching INSN_SB1
|
||||
if cpu is CPU_SB1.
|
||||
|
||||
2001-10-17 matthew green <mrg@redhat.com>
|
||||
|
||||
* ppc.h (PPC_OPCODE_BOOKE64): Fix typo.
|
||||
|
|
|
@ -328,6 +328,8 @@ struct mips_opcode
|
|||
#define INSN_3900 0x00080000
|
||||
/* MIPS R10000 instruction. */
|
||||
#define INSN_10000 0x00100000
|
||||
/* Broadcom SB-1 instruction. */
|
||||
#define INSN_SB1 0x00200000
|
||||
|
||||
/* MIPS ISA defines, use instead of hardcoding ISA level. */
|
||||
|
||||
|
@ -378,7 +380,8 @@ struct mips_opcode
|
|||
&& ((insn)->membership & INSN_4100) != 0) \
|
||||
|| (cpu == CPU_R3900 && ((insn)->membership & INSN_3900) != 0) \
|
||||
|| ((cpu == CPU_R10000 || cpu == CPU_R12000) \
|
||||
&& ((insn)->membership & INSN_10000) != 0))
|
||||
&& ((insn)->membership & INSN_10000) != 0) \
|
||||
|| (cpu == CPU_SB1 && ((insn)->membership & INSN_SB1) != 0))
|
||||
|
||||
/* This is a list of macro expanded instructions.
|
||||
|
||||
|
|
Loading…
Reference in New Issue