350 lines
14 KiB
C
350 lines
14 KiB
C
/*
|
|
* Copyright (c) 2016, Freescale Semiconductor, Inc.
|
|
* Copyright 2016-2017 NXP
|
|
*
|
|
* Redistribution and use in source and binary forms, with or without modification,
|
|
* are permitted provided that the following conditions are met:
|
|
*
|
|
* o Redistributions of source code must retain the above copyright notice, this list
|
|
* of conditions and the following disclaimer.
|
|
*
|
|
* o Redistributions in binary form must reproduce the above copyright notice, this
|
|
* list of conditions and the following disclaimer in the documentation and/or
|
|
* other materials provided with the distribution.
|
|
*
|
|
* o Neither the name of the copyright holder nor the names of its
|
|
* contributors may be used to endorse or promote products derived from this
|
|
* software without specific prior written permission.
|
|
*
|
|
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
|
|
* ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
|
|
* WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
|
|
* DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR
|
|
* ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
|
|
* (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
|
|
* LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON
|
|
* ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
|
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
|
|
* SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
|
*/
|
|
|
|
#include "fsl_adc_etc.h"
|
|
|
|
/*******************************************************************************
|
|
* Prototypes
|
|
******************************************************************************/
|
|
#if defined(ADC_ETC_CLOCKS)
|
|
/*!
|
|
* @brief Get instance number for ADC_ETC module.
|
|
*
|
|
* @param base ADC_ETC peripheral base address
|
|
*/
|
|
static uint32_t ADC_ETC_GetInstance(ADC_ETC_Type *base);
|
|
|
|
/*******************************************************************************
|
|
* Variables
|
|
******************************************************************************/
|
|
/*! @brief Pointers to ADC_ETC bases for each instance. */
|
|
static ADC_ETC_Type *const s_adcetcBases[] = ADC_ETC_BASE_PTRS;
|
|
|
|
/*! @brief Pointers to ADC_ETC clocks for each instance. */
|
|
static const clock_ip_name_t s_adcetcClocks[] = ADC_ETC_CLOCKS;
|
|
|
|
/*******************************************************************************
|
|
* Code
|
|
******************************************************************************/
|
|
static uint32_t ADC_ETC_GetInstance(ADC_ETC_Type *base)
|
|
{
|
|
uint32_t instance = 0U;
|
|
uint32_t adcetcArrayCount = (sizeof(s_adcetcBases) / sizeof(s_adcetcBases[0]));
|
|
|
|
/* Find the instance index from base address mappings. */
|
|
for (instance = 0; instance < adcetcArrayCount; instance++)
|
|
{
|
|
if (s_adcetcBases[instance] == base)
|
|
{
|
|
break;
|
|
}
|
|
}
|
|
|
|
return instance;
|
|
}
|
|
#endif /* ADC_ETC_CLOCKS */
|
|
|
|
void ADC_ETC_Init(ADC_ETC_Type *base, const adc_etc_config_t *config)
|
|
{
|
|
assert(NULL != config);
|
|
|
|
uint32_t tmp32;
|
|
|
|
#if !(defined(FSL_SDK_DISABLE_DRIVER_CLOCK_CONTROL) && FSL_SDK_DISABLE_DRIVER_CLOCK_CONTROL)
|
|
#if defined(ADC_ETC_CLOCKS)
|
|
/* Open clock gate. */
|
|
CLOCK_EnableClock(s_adcetcClocks[ADC_ETC_GetInstance(base)]);
|
|
#endif /* ADC_ETC_CLOCKS */
|
|
#endif /* FSL_SDK_DISABLE_DRIVER_CLOCK_CONTROL */
|
|
|
|
/* Disable software reset. */
|
|
ADC_ETC_DoSoftwareReset(base, false);
|
|
|
|
/* Set ADC_ETC_CTRL register. */
|
|
tmp32 = ADC_ETC_CTRL_EXT0_TRIG_PRIORITY(config->TSC0triggerPriority) |
|
|
ADC_ETC_CTRL_EXT1_TRIG_PRIORITY(config->TSC1triggerPriority) |
|
|
ADC_ETC_CTRL_PRE_DIVIDER(config->clockPreDivider) | ADC_ETC_CTRL_TRIG_ENABLE(config->XBARtriggerMask);
|
|
if (config->enableTSCBypass)
|
|
{
|
|
tmp32 |= ADC_ETC_CTRL_TSC_BYPASS_MASK;
|
|
}
|
|
if (config->enableTSC0Trigger)
|
|
{
|
|
tmp32 |= ADC_ETC_CTRL_EXT0_TRIG_ENABLE_MASK;
|
|
}
|
|
if (config->enableTSC1Trigger)
|
|
{
|
|
tmp32 |= ADC_ETC_CTRL_EXT1_TRIG_ENABLE_MASK;
|
|
}
|
|
base->CTRL = tmp32;
|
|
}
|
|
|
|
void ADC_ETC_Deinit(ADC_ETC_Type *base)
|
|
{
|
|
/* Do software reset to clear all logical. */
|
|
ADC_ETC_DoSoftwareReset(base, true);
|
|
|
|
#if !(defined(FSL_SDK_DISABLE_DRIVER_CLOCK_CONTROL) && FSL_SDK_DISABLE_DRIVER_CLOCK_CONTROL)
|
|
#if defined(ADC_ETC_CLOCKS)
|
|
/* Close clock gate. */
|
|
CLOCK_DisableClock(s_adcetcClocks[ADC_ETC_GetInstance(base)]);
|
|
#endif /* ADC_ETC_CLOCKS */
|
|
#endif /* FSL_SDK_DISABLE_DRIVER_CLOCK_CONTROL */
|
|
}
|
|
|
|
void ADC_ETC_GetDefaultConfig(adc_etc_config_t *config)
|
|
{
|
|
config->enableTSCBypass = true;
|
|
config->enableTSC0Trigger = false;
|
|
config->enableTSC1Trigger = false;
|
|
config->TSC0triggerPriority = 0U;
|
|
config->TSC1triggerPriority = 0U;
|
|
config->clockPreDivider = 0U;
|
|
config->XBARtriggerMask = 0U;
|
|
}
|
|
|
|
void ADC_ETC_SetTriggerConfig(ADC_ETC_Type *base, uint32_t triggerGroup, const adc_etc_trigger_config_t *config)
|
|
{
|
|
assert(triggerGroup < ADC_ETC_TRIGn_CTRL_COUNT);
|
|
assert(ADC_ETC_TRIGn_COUNTER_COUNT > triggerGroup);
|
|
|
|
uint32_t tmp32;
|
|
|
|
/* Set ADC_ETC_TRGn_CTRL register. */
|
|
tmp32 = ADC_ETC_TRIGn_CTRL_TRIG_CHAIN(config->triggerChainLength) |
|
|
ADC_ETC_TRIGn_CTRL_TRIG_PRIORITY(config->triggerPriority);
|
|
if (config->enableSyncMode)
|
|
{
|
|
tmp32 |= ADC_ETC_TRIGn_CTRL_SYNC_MODE_MASK;
|
|
}
|
|
if (config->enableSWTriggerMode)
|
|
{
|
|
tmp32 |= ADC_ETC_TRIGn_CTRL_TRIG_MODE_MASK;
|
|
}
|
|
base->TRIG[triggerGroup].TRIGn_CTRL = tmp32;
|
|
|
|
/* Set ADC_ETC_TRGn_COUNTER register. */
|
|
tmp32 = ADC_ETC_TRIGn_COUNTER_INIT_DELAY(config->initialDelay) |
|
|
ADC_ETC_TRIGn_COUNTER_SAMPLE_INTERVAL(config->sampleIntervalDelay);
|
|
base->TRIG[triggerGroup].TRIGn_COUNTER = tmp32;
|
|
}
|
|
|
|
void ADC_ETC_SetTriggerChainConfig(ADC_ETC_Type *base,
|
|
uint32_t triggerGroup,
|
|
uint32_t chainGroup,
|
|
const adc_etc_trigger_chain_config_t *config)
|
|
{
|
|
assert(triggerGroup < ADC_ETC_TRIGn_CTRL_COUNT);
|
|
|
|
uint32_t tmp;
|
|
uint32_t tmp32;
|
|
uint8_t mRemainder = chainGroup % 2U;
|
|
|
|
/* Set ADC_ETC_TRIGn_CHAINm register. */
|
|
tmp = ADC_ETC_TRIGn_CHAIN_1_0_HWTS0(config->ADCHCRegisterSelect) |
|
|
ADC_ETC_TRIGn_CHAIN_1_0_CSEL0(config->ADCChannelSelect) |
|
|
ADC_ETC_TRIGn_CHAIN_1_0_IE0(config->InterruptEnable);
|
|
if (config->enableB2BMode)
|
|
{
|
|
tmp |= ADC_ETC_TRIGn_CHAIN_1_0_B2B0_MASK;
|
|
}
|
|
switch (chainGroup / 2U)
|
|
{
|
|
case 0U: /* Configurate trigger chain0 and chain 1. */
|
|
tmp32 = base->TRIG[triggerGroup].TRIGn_CHAIN_1_0;
|
|
if (mRemainder == 0U) /* Chain 0. */
|
|
{
|
|
tmp32 &= ~(ADC_ETC_TRIGn_CHAIN_1_0_CSEL0_MASK | ADC_ETC_TRIGn_CHAIN_1_0_HWTS0_MASK |
|
|
ADC_ETC_TRIGn_CHAIN_1_0_B2B0_MASK | ADC_ETC_TRIGn_CHAIN_1_0_IE0_MASK);
|
|
tmp32 |= tmp;
|
|
}
|
|
else /* Chain 1. */
|
|
{
|
|
tmp32 &= ~(ADC_ETC_TRIGn_CHAIN_1_0_CSEL1_MASK | ADC_ETC_TRIGn_CHAIN_1_0_HWTS1_MASK |
|
|
ADC_ETC_TRIGn_CHAIN_1_0_B2B1_MASK | ADC_ETC_TRIGn_CHAIN_1_0_IE1_MASK);
|
|
tmp32 |= (tmp << ADC_ETC_TRIGn_CHAIN_1_0_CSEL1_SHIFT);
|
|
}
|
|
base->TRIG[triggerGroup].TRIGn_CHAIN_1_0 = tmp32;
|
|
break;
|
|
case 1U: /* Configurate trigger chain2 and chain 3. */
|
|
tmp32 = base->TRIG[triggerGroup].TRIGn_CHAIN_3_2;
|
|
if (mRemainder == 0U) /* Chain 2. */
|
|
{
|
|
tmp32 &= ~(ADC_ETC_TRIGn_CHAIN_3_2_CSEL2_MASK | ADC_ETC_TRIGn_CHAIN_3_2_HWTS2_MASK |
|
|
ADC_ETC_TRIGn_CHAIN_3_2_B2B2_MASK | ADC_ETC_TRIGn_CHAIN_3_2_IE2_MASK);
|
|
tmp32 |= tmp;
|
|
}
|
|
else /* Chain 3. */
|
|
{
|
|
tmp32 &= ~(ADC_ETC_TRIGn_CHAIN_3_2_CSEL3_MASK | ADC_ETC_TRIGn_CHAIN_3_2_HWTS3_MASK |
|
|
ADC_ETC_TRIGn_CHAIN_3_2_B2B3_MASK | ADC_ETC_TRIGn_CHAIN_3_2_IE3_MASK);
|
|
tmp32 |= (tmp << ADC_ETC_TRIGn_CHAIN_3_2_CSEL3_SHIFT);
|
|
}
|
|
base->TRIG[triggerGroup].TRIGn_CHAIN_3_2 = tmp32;
|
|
break;
|
|
case 2U: /* Configurate trigger chain4 and chain 5. */
|
|
tmp32 = base->TRIG[triggerGroup].TRIGn_CHAIN_5_4;
|
|
if (mRemainder == 0U) /* Chain 4. */
|
|
{
|
|
tmp32 &= ~(ADC_ETC_TRIGn_CHAIN_5_4_CSEL4_MASK | ADC_ETC_TRIGn_CHAIN_5_4_HWTS4_MASK |
|
|
ADC_ETC_TRIGn_CHAIN_5_4_B2B4_MASK | ADC_ETC_TRIGn_CHAIN_5_4_IE4_MASK);
|
|
tmp32 |= tmp;
|
|
}
|
|
else /* Chain 5. */
|
|
{
|
|
tmp32 &= ~(ADC_ETC_TRIGn_CHAIN_5_4_CSEL5_MASK | ADC_ETC_TRIGn_CHAIN_5_4_HWTS5_MASK |
|
|
ADC_ETC_TRIGn_CHAIN_5_4_B2B5_MASK | ADC_ETC_TRIGn_CHAIN_5_4_IE5_MASK);
|
|
tmp32 |= (tmp << ADC_ETC_TRIGn_CHAIN_5_4_CSEL5_SHIFT);
|
|
}
|
|
base->TRIG[triggerGroup].TRIGn_CHAIN_5_4 = tmp32;
|
|
break;
|
|
case 3U: /* Configurate trigger chain6 and chain 7. */
|
|
tmp32 = base->TRIG[triggerGroup].TRIGn_CHAIN_7_6;
|
|
if (mRemainder == 0U) /* Chain 6. */
|
|
{
|
|
tmp32 &= ~(ADC_ETC_TRIGn_CHAIN_7_6_CSEL6_MASK | ADC_ETC_TRIGn_CHAIN_7_6_HWTS6_MASK |
|
|
ADC_ETC_TRIGn_CHAIN_7_6_B2B6_MASK | ADC_ETC_TRIGn_CHAIN_7_6_IE6_MASK);
|
|
tmp32 |= tmp;
|
|
}
|
|
else /* Chain 7. */
|
|
{
|
|
tmp32 &= ~(ADC_ETC_TRIGn_CHAIN_7_6_CSEL7_MASK | ADC_ETC_TRIGn_CHAIN_7_6_HWTS7_MASK |
|
|
ADC_ETC_TRIGn_CHAIN_7_6_B2B7_MASK | ADC_ETC_TRIGn_CHAIN_7_6_IE7_MASK);
|
|
tmp32 |= (tmp << ADC_ETC_TRIGn_CHAIN_7_6_CSEL7_SHIFT);
|
|
}
|
|
base->TRIG[triggerGroup].TRIGn_CHAIN_7_6 = tmp32;
|
|
break;
|
|
default:
|
|
break;
|
|
}
|
|
}
|
|
|
|
uint32_t ADC_ETC_GetInterruptStatusFlags(ADC_ETC_Type *base, adc_etc_external_trigger_source_t sourceIndex)
|
|
{
|
|
uint32_t tmp32 = 0U;
|
|
|
|
if (((base->DONE0_1_IRQ) & (ADC_ETC_DONE0_1_IRQ_TRIG0_DONE0_MASK << sourceIndex)) != 0U)
|
|
{
|
|
tmp32 |= kADC_ETC_Done0StatusFlagMask; /* Customized DONE0 status flags mask, which is defined in fsl_adc_etc.h
|
|
file. */
|
|
}
|
|
if (((base->DONE0_1_IRQ) & (ADC_ETC_DONE0_1_IRQ_TRIG0_DONE1_MASK << sourceIndex)) != 0U)
|
|
{
|
|
tmp32 |= kADC_ETC_Done1StatusFlagMask; /* Customized DONE1 status flags mask, which is defined in fsl_adc_etc.h
|
|
file. */
|
|
}
|
|
if (((base->DONE2_ERR_IRQ) & (ADC_ETC_DONE2_ERR_IRQ_TRIG0_DONE2_MASK << sourceIndex)) != 0U)
|
|
{
|
|
tmp32 |= kADC_ETC_Done2StatusFlagMask; /* Customized DONE2 status flags mask, which is defined in fsl_adc_etc.h
|
|
file. */
|
|
}
|
|
if (((base->DONE2_ERR_IRQ) & (ADC_ETC_DONE2_ERR_IRQ_TRIG0_ERR_MASK << sourceIndex)) != 0U)
|
|
{
|
|
tmp32 |= kADC_ETC_ErrorStatusFlagMask; /* Customized ERROR status flags mask, which is defined in fsl_adc_etc.h
|
|
file. */
|
|
}
|
|
return tmp32;
|
|
}
|
|
|
|
void ADC_ETC_ClearInterruptStatusFlags(ADC_ETC_Type *base, adc_etc_external_trigger_source_t sourceIndex, uint32_t mask)
|
|
{
|
|
if (0U != (mask & kADC_ETC_Done0StatusFlagMask)) /* Write 1 to clear DONE0 status flags. */
|
|
{
|
|
base->DONE0_1_IRQ = (ADC_ETC_DONE0_1_IRQ_TRIG0_DONE0_MASK << sourceIndex);
|
|
}
|
|
if (0U != (mask & kADC_ETC_Done1StatusFlagMask)) /* Write 1 to clear DONE1 status flags. */
|
|
{
|
|
base->DONE0_1_IRQ = (ADC_ETC_DONE0_1_IRQ_TRIG0_DONE1_MASK << sourceIndex);
|
|
}
|
|
if (0U != (mask & kADC_ETC_Done2StatusFlagMask)) /* Write 1 to clear DONE2 status flags. */
|
|
{
|
|
base->DONE2_ERR_IRQ = (ADC_ETC_DONE2_ERR_IRQ_TRIG0_DONE2_MASK << sourceIndex);
|
|
}
|
|
if (0U != (mask & kADC_ETC_ErrorStatusFlagMask)) /* Write 1 to clear ERROR status flags. */
|
|
{
|
|
base->DONE2_ERR_IRQ = (ADC_ETC_DONE2_ERR_IRQ_TRIG0_ERR_MASK << sourceIndex);
|
|
}
|
|
}
|
|
|
|
uint32_t ADC_ETC_GetADCConversionValue(ADC_ETC_Type *base, uint32_t triggerGroup, uint32_t chainGroup)
|
|
{
|
|
assert(triggerGroup < ADC_ETC_TRIGn_RESULT_1_0_COUNT);
|
|
|
|
uint32_t mADCResult;
|
|
uint8_t mRemainder = chainGroup % 2U;
|
|
|
|
switch (chainGroup / 2U)
|
|
{
|
|
case 0U:
|
|
if (0U == mRemainder)
|
|
{
|
|
mADCResult = ADC_ETC_TRIGn_RESULT_1_0_DATA0_MASK & (base->TRIG[triggerGroup].TRIGn_RESULT_1_0);
|
|
}
|
|
else
|
|
{
|
|
mADCResult = (base->TRIG[triggerGroup].TRIGn_RESULT_1_0) >> ADC_ETC_TRIGn_RESULT_1_0_DATA1_SHIFT;
|
|
}
|
|
break;
|
|
case 1U:
|
|
if (0U == mRemainder)
|
|
{
|
|
mADCResult = ADC_ETC_TRIGn_RESULT_3_2_DATA2_MASK & (base->TRIG[triggerGroup].TRIGn_RESULT_3_2);
|
|
}
|
|
else
|
|
{
|
|
mADCResult = (base->TRIG[triggerGroup].TRIGn_RESULT_3_2) >> ADC_ETC_TRIGn_RESULT_3_2_DATA3_SHIFT;
|
|
}
|
|
break;
|
|
case 2U:
|
|
if (0U == mRemainder)
|
|
{
|
|
mADCResult = ADC_ETC_TRIGn_RESULT_5_4_DATA4_MASK & (base->TRIG[triggerGroup].TRIGn_RESULT_5_4);
|
|
}
|
|
else
|
|
{
|
|
mADCResult = (base->TRIG[triggerGroup].TRIGn_RESULT_5_4) >> ADC_ETC_TRIGn_RESULT_5_4_DATA5_SHIFT;
|
|
}
|
|
break;
|
|
case 3U:
|
|
if (0U == mRemainder)
|
|
{
|
|
mADCResult = ADC_ETC_TRIGn_RESULT_7_6_DATA6_MASK & (base->TRIG[triggerGroup].TRIGn_RESULT_7_6);
|
|
}
|
|
else
|
|
{
|
|
mADCResult = (base->TRIG[triggerGroup].TRIGn_RESULT_7_6) >> ADC_ETC_TRIGn_RESULT_7_6_DATA7_SHIFT;
|
|
}
|
|
break;
|
|
default:
|
|
return 0U;
|
|
}
|
|
return mADCResult;
|
|
}
|