chinky/rtt-f030
chinky/rtt-f030
1
0
Fork 0
Code Issues Pull Requests Releases Wiki Activity
3,183 Commits 12 Branches 0 Tags
Commit Graph

1096 Commits

Author SHA1 Message Date
geniusgogo
6b7637f3b4 rename frdm-k64f 2014-07-02 21:23:42 +08:00
geniusgogo
a16a512ebd change the uart name 2014-06-29 00:50:37 +08:00
geniusgogo
8f7ec645fd add Freescale k64F bsp. FRDM-K64 based 2014-06-29 00:34:20 +08:00
Bernard Xiong
ee78b6190c Merge pull request #288 from grissiom/zynq-7000 
bsp: add zynq7000
 2014-06-27 14:15:11 +08:00
Grissiom
97fb91dcc6 bsp: add zynq7000 2014-06-27 14:12:36 +08:00
Bernard Xiong
e175b0724d [BSP] Fix compiling error 2014-06-27 13:35:12 +08:00
Grissiom
2c5cfe4bcf ls1b: cleanup code 2014-05-29 12:35:17 +08:00
Grissiom
6f53402e03 ls1b: add nostartfiles to LFLAGS 
We don't need the crt0 from the toolchain.
 2014-05-29 12:32:46 +08:00
Grissiom
a87ae1abee ls1b: add rt_init section 2014-05-29 12:30:39 +08:00
Bernard Xiong
adbe1ea390 Merge pull request #282 from ralfak/patch-4 
Update SConscript
 2014-05-22 22:31:24 +08:00
Bernard Xiong
8c3f9b950e Merge pull request #281 from ralfak/patch-3 
Update stm32_rom.ld
 2014-05-22 22:30:53 +08:00
ralfak
4febbb20eb Update SConscript 2014-05-22 21:02:13 +08:00
ralfak
aed251280a Update stm32_rom.ld 2014-05-22 20:56:40 +08:00
ralfak
1f5e80a51a Update rtconfig.py 
add keil fpu support and gcc fpu support in scons building
 2014-05-22 20:52:48 +08:00
aozima
e963de9aa1 update stm32f107 ethernet driver: add more debug cmd. 2014-05-16 18:37:13 +08:00
aozima
e32c1afa3a update stm32f107 ethernet driver: optimize eth_rx, use memcpy. 2014-05-15 21:46:26 +08:00
aozima
072fd38a43 update stm32f107 ethernet driver: update dump function. 2014-05-15 21:36:40 +08:00
aozima
f0e5ee2d32 update stm32f107 ethernet driver: update ETH GPIO setting. 2014-05-15 21:30:25 +08:00
aozima
f28aa5e748 update stm32f107 ethernet driver: update hardware checksum setting. 2014-05-15 20:45:55 +08:00
aozima
a5b99acedf update stm32f107 ethernet driver: update MII/RMII setting. 2014-05-15 20:39:43 +08:00
aozima
d01e0e9817 format code by Astyle. 2014-05-15 20:32:16 +08:00
Bernard Xiong
075f79708a [bsp/stm32f40x] code cleanup. 2014-04-27 10:02:52 +08:00
Bernard Xiong
ce01270632 Merge pull request #272 from wzyy2/master 
[bsp/stm32f40x] code style change
 2014-04-25 21:23:05 +08:00
yuht
764c271c2c Update emac.c 
Fix PHY chip(dp83848c) init failed without Active Network.
 2014-04-25 19:08:29 +08:00
wzyy2
9d07b6708f [bsp/stm32f40x] code style change 
TAB to 4 space
 2014-04-25 18:37:06 +08:00
陈豪
5a7e80bd6b [bsp/stm32f40x] fix the uart3 2014-04-25 16:10:41 +08:00
Grissiom
ab4d18a137 [bsp/taihu] fix the link error 
The taihu.lds hardcoded the path of start_gcc.o. Change it as the layout
of build/ has change by commit a03816ef9aa583bb.
 2014-04-14 18:01:50 +08:00
Grissiom
7d7390a188 [bsp/rva8] add mission header in rtt_api.h 2014-04-07 11:57:28 +08:00
Grissiom
430f85df7c [bsp/rva8] make sure $BUILD_ROOT_DIR/output/target/vmm is a folder 2014-04-07 11:35:22 +08:00
Grissiom
023a0423ba [bsp/rva8] cleanup drivers/SConscript 2014-04-07 11:18:58 +08:00
Grissiom
28f11fdd7b [vmm] add realview-pb-a8 VMM support 2014-04-03 17:59:14 +08:00
nongxiaoming
c20ec19a96 modify the pixel format to RGB565 in sdl_fb.c 2014-03-12 16:36:39 +08:00
Grissiom
f615c1e92d Revert "Merge pull request #241 from bright-pan/master" 
This reverts commit 5aeedc4f3a3c3fcfffb0cd4a474f5faa75053839, reversing
changes made to 3d80e414ff6c03ff04fecb914e7aa9b3fb535e03.

This merge breaks every uart driver in all BSPs. @bright-pan , is there
any way to get this done without breaking existing code?
 2014-03-03 12:07:13 +08:00
Bright Pan
a4cd949519 Fix uart device driver for gpio remap and hardware flow control. 
Add uart4 and uart5 device driver.
 2014-02-26 11:22:08 +08:00
Bernard Xiong
ff302f2863 Merge pull request #227 from RTsien/master 
Add supports for UART0 to UART5 of beaglebone(black)
 2014-02-25 09:20:56 +08:00
prife
d8f06c8542 simulator: fix compile errors in nand driver(512+16) 2014-02-16 14:30:58 +08:00
prife
a6fa98f1ee simulator: fix exit issue when close RTGUI window 2014-02-09 11:24:36 +08:00
RTsien
d71b86c750 friendly for uart count under 6 2014-01-11 22:03:51 +08:00
RTsien
ef09b822b7 add RT_USING_UARTx and set console via uart0 2014-01-11 15:09:43 +08:00
RTsien
faf3515e6b support UART0 to UART5 straightly 2014-01-11 15:05:51 +08:00
RTsien
b9c6605876 add operating definitions of UART0 to UART5 2014-01-11 15:04:19 +08:00
Grissiom
0ddf1023f4 Revert "BBB: init timer on startup" 
This reverts commit 9cdf989c59257c06f46a36c6ee939be18363f857. The timer
has been initialized already.
 2014-01-06 21:39:17 +08:00
lgnq
dd3d96e83a [BSP] fixed a compiling warning with GCC 2014-01-04 23:07:55 +08:00
Bernard Xiong
053f579eeb [BSP] change file name for Linux building 2014-01-04 21:49:31 +08:00
Bernard Xiong
28246abb5a [BSP] [ci skip] fix list issue in SConscript 2014-01-04 07:31:41 +08:00
nongxiaoming
a043a74c7b add the bsp for lpc407x/408x 2014-01-02 18:30:13 +08:00
Grissiom
9cdf989c59 BBB: init timer on startup 
It could fix the problem encountered in
https://groups.google.com/forum/?hl=en#!topic/rt-thread-cnusers/tpqZOMsIp8I
 2013-12-27 16:25:14 +08:00
prife
712d9428ed simulator: disable RTGUI in rtconfig.h 
clean code in SConstruct and application.c, disable RTGUI in rtconfig.h
by default.
 2013-12-08 20:39:19 +08:00
Bright Pan
9691c659c8 It is a big patch for stm32f0x, see the fellow : 
1. fix heap management for stm32f0xx(SRAM=8k)
    2. add USART1, USART2 driver for stm32f051R8
    3. fix finsh support for stm32f0x
    4. fix board components initial for stm32f0x and open debug msg
    5. add led driver(pc9) and test thread for stm32f0discovery board
    6. add init thread for stm32f0x do components initial
    7. add rcc initial for stm32f0x in rt_hw_board_init()
    8. add print rcc freq information function

the console output example is:
    SYSCLK_Frequency is 48000000HZ
    PCLK_Frequency is 48000000HZ
    HCLK_Frequency is 48000000HZ
    CECCLK_Frequency is 32786HZ
    ADCCLK_Frequency is 14000000HZ
    USART1CLK_Frequency is 48000000HZ
    I2C1CLK_Frequency is 8000000HZ
    SystemCoreClock is 48000000HZ
    initialize rti_start:0 done

    \ | /
    - RT -     Thread Operating System
    / | \     1.2.0 build Nov 15 2013
    2006 - 2013 Copyright by rt-thread team
    do components intialization.
    initialize rti_board_end:0 done
    initialize rt_hw_led_init:32768 done
    initialize finsh_system_init:0 done
    finsh>>
 2013-11-15 14:05:30 +08:00
prife
0701b57eaa Merge pull request #188 from prife/master 
simulatr: print error messages when RTT_RTGUI is invalid
 2013-10-28 07:59:35 -07:00