chinky/rtt-f030
chinky
/
rtt-f030
1
0
Fork 0
Code Issues Pull Requests Releases Wiki Activity
rtt-f030/bsp/apollo2/libraries/drivers/regs/am_reg_ctimer.h

1916 lines
100 KiB
C
Raw Normal View History

Add bsp apollo2
2017-09-15 18:10:51 +08:00
//*****************************************************************************
//
// am_reg_ctimer.h
//! @file
//!
//! @brief Register macros for the CTIMER module
//
//*****************************************************************************
//*****************************************************************************
//
// Copyright (c) 2017, Ambiq Micro
// All rights reserved.
//
// Redistribution and use in source and binary forms, with or without
// modification, are permitted provided that the following conditions are met:
//
// 1. Redistributions of source code must retain the above copyright notice,
// this list of conditions and the following disclaimer.
//
// 2. Redistributions in binary form must reproduce the above copyright
// notice, this list of conditions and the following disclaimer in the
// documentation and/or other materials provided with the distribution.
//
// 3. Neither the name of the copyright holder nor the names of its
// contributors may be used to endorse or promote products derived from this
// software without specific prior written permission.
//
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
// ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
// CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
// INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
// CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
// POSSIBILITY OF SUCH DAMAGE.
//
// This is part of revision 1.2.9 of the AmbiqSuite Development Package.
//
//*****************************************************************************
#ifndef AM_REG_CTIMER_H
#define AM_REG_CTIMER_H
//*****************************************************************************
//
// Instance finder. (1 instance(s) available)
//
//*****************************************************************************
#define AM_REG_CTIMER_NUM_MODULES 1
#define AM_REG_CTIMERn(n) \
(REG_CTIMER_BASEADDR + 0x00000000 * n)
//*****************************************************************************
//
// Register offsets.
//
//*****************************************************************************
#define AM_REG_CTIMER_TMR0_O 0x00000000
#define AM_REG_CTIMER_CMPRA0_O 0x00000004
#define AM_REG_CTIMER_CMPRB0_O 0x00000008
#define AM_REG_CTIMER_CTRL0_O 0x0000000C
#define AM_REG_CTIMER_TMR1_O 0x00000010
#define AM_REG_CTIMER_CMPRA1_O 0x00000014
#define AM_REG_CTIMER_CMPRB1_O 0x00000018
#define AM_REG_CTIMER_CTRL1_O 0x0000001C
#define AM_REG_CTIMER_TMR2_O 0x00000020
#define AM_REG_CTIMER_CMPRA2_O 0x00000024
#define AM_REG_CTIMER_CMPRB2_O 0x00000028
#define AM_REG_CTIMER_CTRL2_O 0x0000002C
#define AM_REG_CTIMER_TMR3_O 0x00000030
#define AM_REG_CTIMER_CMPRA3_O 0x00000034
#define AM_REG_CTIMER_CMPRB3_O 0x00000038
#define AM_REG_CTIMER_CTRL3_O 0x0000003C
#define AM_REG_CTIMER_STCFG_O 0x00000100
#define AM_REG_CTIMER_STTMR_O 0x00000104
#define AM_REG_CTIMER_CAPTURE_CONTROL_O 0x00000108
#define AM_REG_CTIMER_SCMPR0_O 0x00000110
#define AM_REG_CTIMER_SCMPR1_O 0x00000114
#define AM_REG_CTIMER_SCMPR2_O 0x00000118
#define AM_REG_CTIMER_SCMPR3_O 0x0000011C
#define AM_REG_CTIMER_SCMPR4_O 0x00000120
#define AM_REG_CTIMER_SCMPR5_O 0x00000124
#define AM_REG_CTIMER_SCMPR6_O 0x00000128
#define AM_REG_CTIMER_SCMPR7_O 0x0000012C
#define AM_REG_CTIMER_SCAPT0_O 0x000001E0
#define AM_REG_CTIMER_SCAPT1_O 0x000001E4
#define AM_REG_CTIMER_SCAPT2_O 0x000001E8
#define AM_REG_CTIMER_SCAPT3_O 0x000001EC
#define AM_REG_CTIMER_SNVR0_O 0x000001F0
#define AM_REG_CTIMER_SNVR1_O 0x000001F4
#define AM_REG_CTIMER_SNVR2_O 0x000001F8
#define AM_REG_CTIMER_INTEN_O 0x00000200
#define AM_REG_CTIMER_INTSTAT_O 0x00000204
#define AM_REG_CTIMER_INTCLR_O 0x00000208
#define AM_REG_CTIMER_INTSET_O 0x0000020C
#define AM_REG_CTIMER_STMINTEN_O 0x00000300
#define AM_REG_CTIMER_STMINTSTAT_O 0x00000304
#define AM_REG_CTIMER_STMINTCLR_O 0x00000308
#define AM_REG_CTIMER_STMINTSET_O 0x0000030C
//*****************************************************************************
//
// CTIMER_INTEN - Counter/Timer Interrupts: Enable
//
//*****************************************************************************
// Counter/Timer B3 interrupt based on COMPR1.
#define AM_REG_CTIMER_INTEN_CTMRB3C1INT_S 15
#define AM_REG_CTIMER_INTEN_CTMRB3C1INT_M 0x00008000
#define AM_REG_CTIMER_INTEN_CTMRB3C1INT(n) (((uint32_t)(n) << 15) & 0x00008000)
// Counter/Timer A3 interrupt based on COMPR1.
#define AM_REG_CTIMER_INTEN_CTMRA3C1INT_S 14
#define AM_REG_CTIMER_INTEN_CTMRA3C1INT_M 0x00004000
#define AM_REG_CTIMER_INTEN_CTMRA3C1INT(n) (((uint32_t)(n) << 14) & 0x00004000)
// Counter/Timer B2 interrupt based on COMPR1.
#define AM_REG_CTIMER_INTEN_CTMRB2C1INT_S 13
#define AM_REG_CTIMER_INTEN_CTMRB2C1INT_M 0x00002000
#define AM_REG_CTIMER_INTEN_CTMRB2C1INT(n) (((uint32_t)(n) << 13) & 0x00002000)
// Counter/Timer A2 interrupt based on COMPR1.
#define AM_REG_CTIMER_INTEN_CTMRA2C1INT_S 12
#define AM_REG_CTIMER_INTEN_CTMRA2C1INT_M 0x00001000
#define AM_REG_CTIMER_INTEN_CTMRA2C1INT(n) (((uint32_t)(n) << 12) & 0x00001000)
// Counter/Timer B1 interrupt based on COMPR1.
#define AM_REG_CTIMER_INTEN_CTMRB1C1INT_S 11
#define AM_REG_CTIMER_INTEN_CTMRB1C1INT_M 0x00000800
#define AM_REG_CTIMER_INTEN_CTMRB1C1INT(n) (((uint32_t)(n) << 11) & 0x00000800)
// Counter/Timer A1 interrupt based on COMPR1.
#define AM_REG_CTIMER_INTEN_CTMRA1C1INT_S 10
#define AM_REG_CTIMER_INTEN_CTMRA1C1INT_M 0x00000400
#define AM_REG_CTIMER_INTEN_CTMRA1C1INT(n) (((uint32_t)(n) << 10) & 0x00000400)
// Counter/Timer B0 interrupt based on COMPR1.
#define AM_REG_CTIMER_INTEN_CTMRB0C1INT_S 9
#define AM_REG_CTIMER_INTEN_CTMRB0C1INT_M 0x00000200
#define AM_REG_CTIMER_INTEN_CTMRB0C1INT(n) (((uint32_t)(n) << 9) & 0x00000200)
// Counter/Timer A0 interrupt based on COMPR1.
#define AM_REG_CTIMER_INTEN_CTMRA0C1INT_S 8
#define AM_REG_CTIMER_INTEN_CTMRA0C1INT_M 0x00000100
#define AM_REG_CTIMER_INTEN_CTMRA0C1INT(n) (((uint32_t)(n) << 8) & 0x00000100)
// Counter/Timer B3 interrupt based on COMPR0.
#define AM_REG_CTIMER_INTEN_CTMRB3C0INT_S 7
#define AM_REG_CTIMER_INTEN_CTMRB3C0INT_M 0x00000080
#define AM_REG_CTIMER_INTEN_CTMRB3C0INT(n) (((uint32_t)(n) << 7) & 0x00000080)
// Counter/Timer A3 interrupt based on COMPR0.
#define AM_REG_CTIMER_INTEN_CTMRA3C0INT_S 6
#define AM_REG_CTIMER_INTEN_CTMRA3C0INT_M 0x00000040
#define AM_REG_CTIMER_INTEN_CTMRA3C0INT(n) (((uint32_t)(n) << 6) & 0x00000040)
// Counter/Timer B2 interrupt based on COMPR0.
#define AM_REG_CTIMER_INTEN_CTMRB2C0INT_S 5
#define AM_REG_CTIMER_INTEN_CTMRB2C0INT_M 0x00000020
#define AM_REG_CTIMER_INTEN_CTMRB2C0INT(n) (((uint32_t)(n) << 5) & 0x00000020)
// Counter/Timer A2 interrupt based on COMPR0.
#define AM_REG_CTIMER_INTEN_CTMRA2C0INT_S 4
#define AM_REG_CTIMER_INTEN_CTMRA2C0INT_M 0x00000010
#define AM_REG_CTIMER_INTEN_CTMRA2C0INT(n) (((uint32_t)(n) << 4) & 0x00000010)
// Counter/Timer B1 interrupt based on COMPR0.
#define AM_REG_CTIMER_INTEN_CTMRB1C0INT_S 3
#define AM_REG_CTIMER_INTEN_CTMRB1C0INT_M 0x00000008
#define AM_REG_CTIMER_INTEN_CTMRB1C0INT(n) (((uint32_t)(n) << 3) & 0x00000008)
// Counter/Timer A1 interrupt based on COMPR0.
#define AM_REG_CTIMER_INTEN_CTMRA1C0INT_S 2
#define AM_REG_CTIMER_INTEN_CTMRA1C0INT_M 0x00000004
#define AM_REG_CTIMER_INTEN_CTMRA1C0INT(n) (((uint32_t)(n) << 2) & 0x00000004)
// Counter/Timer B0 interrupt based on COMPR0.
#define AM_REG_CTIMER_INTEN_CTMRB0C0INT_S 1
#define AM_REG_CTIMER_INTEN_CTMRB0C0INT_M 0x00000002
#define AM_REG_CTIMER_INTEN_CTMRB0C0INT(n) (((uint32_t)(n) << 1) & 0x00000002)
// Counter/Timer A0 interrupt based on COMPR0.
#define AM_REG_CTIMER_INTEN_CTMRA0C0INT_S 0
#define AM_REG_CTIMER_INTEN_CTMRA0C0INT_M 0x00000001
#define AM_REG_CTIMER_INTEN_CTMRA0C0INT(n) (((uint32_t)(n) << 0) & 0x00000001)
//*****************************************************************************
//
// CTIMER_INTSTAT - Counter/Timer Interrupts: Status
//
//*****************************************************************************
// Counter/Timer B3 interrupt based on COMPR1.
#define AM_REG_CTIMER_INTSTAT_CTMRB3C1INT_S 15
#define AM_REG_CTIMER_INTSTAT_CTMRB3C1INT_M 0x00008000
#define AM_REG_CTIMER_INTSTAT_CTMRB3C1INT(n) (((uint32_t)(n) << 15) & 0x00008000)
// Counter/Timer A3 interrupt based on COMPR1.
#define AM_REG_CTIMER_INTSTAT_CTMRA3C1INT_S 14
#define AM_REG_CTIMER_INTSTAT_CTMRA3C1INT_M 0x00004000
#define AM_REG_CTIMER_INTSTAT_CTMRA3C1INT(n) (((uint32_t)(n) << 14) & 0x00004000)
// Counter/Timer B2 interrupt based on COMPR1.
#define AM_REG_CTIMER_INTSTAT_CTMRB2C1INT_S 13
#define AM_REG_CTIMER_INTSTAT_CTMRB2C1INT_M 0x00002000
#define AM_REG_CTIMER_INTSTAT_CTMRB2C1INT(n) (((uint32_t)(n) << 13) & 0x00002000)
// Counter/Timer A2 interrupt based on COMPR1.
#define AM_REG_CTIMER_INTSTAT_CTMRA2C1INT_S 12
#define AM_REG_CTIMER_INTSTAT_CTMRA2C1INT_M 0x00001000
#define AM_REG_CTIMER_INTSTAT_CTMRA2C1INT(n) (((uint32_t)(n) << 12) & 0x00001000)
// Counter/Timer B1 interrupt based on COMPR1.
#define AM_REG_CTIMER_INTSTAT_CTMRB1C1INT_S 11
#define AM_REG_CTIMER_INTSTAT_CTMRB1C1INT_M 0x00000800
#define AM_REG_CTIMER_INTSTAT_CTMRB1C1INT(n) (((uint32_t)(n) << 11) & 0x00000800)
// Counter/Timer A1 interrupt based on COMPR1.
#define AM_REG_CTIMER_INTSTAT_CTMRA1C1INT_S 10
#define AM_REG_CTIMER_INTSTAT_CTMRA1C1INT_M 0x00000400
#define AM_REG_CTIMER_INTSTAT_CTMRA1C1INT(n) (((uint32_t)(n) << 10) & 0x00000400)
// Counter/Timer B0 interrupt based on COMPR1.
#define AM_REG_CTIMER_INTSTAT_CTMRB0C1INT_S 9
#define AM_REG_CTIMER_INTSTAT_CTMRB0C1INT_M 0x00000200
#define AM_REG_CTIMER_INTSTAT_CTMRB0C1INT(n) (((uint32_t)(n) << 9) & 0x00000200)
// Counter/Timer A0 interrupt based on COMPR1.
#define AM_REG_CTIMER_INTSTAT_CTMRA0C1INT_S 8
#define AM_REG_CTIMER_INTSTAT_CTMRA0C1INT_M 0x00000100
#define AM_REG_CTIMER_INTSTAT_CTMRA0C1INT(n) (((uint32_t)(n) << 8) & 0x00000100)
// Counter/Timer B3 interrupt based on COMPR0.
#define AM_REG_CTIMER_INTSTAT_CTMRB3C0INT_S 7
#define AM_REG_CTIMER_INTSTAT_CTMRB3C0INT_M 0x00000080
#define AM_REG_CTIMER_INTSTAT_CTMRB3C0INT(n) (((uint32_t)(n) << 7) & 0x00000080)
// Counter/Timer A3 interrupt based on COMPR0.
#define AM_REG_CTIMER_INTSTAT_CTMRA3C0INT_S 6
#define AM_REG_CTIMER_INTSTAT_CTMRA3C0INT_M 0x00000040
#define AM_REG_CTIMER_INTSTAT_CTMRA3C0INT(n) (((uint32_t)(n) << 6) & 0x00000040)
// Counter/Timer B2 interrupt based on COMPR0.
#define AM_REG_CTIMER_INTSTAT_CTMRB2C0INT_S 5
#define AM_REG_CTIMER_INTSTAT_CTMRB2C0INT_M 0x00000020
#define AM_REG_CTIMER_INTSTAT_CTMRB2C0INT(n) (((uint32_t)(n) << 5) & 0x00000020)
// Counter/Timer A2 interrupt based on COMPR0.
#define AM_REG_CTIMER_INTSTAT_CTMRA2C0INT_S 4
#define AM_REG_CTIMER_INTSTAT_CTMRA2C0INT_M 0x00000010
#define AM_REG_CTIMER_INTSTAT_CTMRA2C0INT(n) (((uint32_t)(n) << 4) & 0x00000010)
// Counter/Timer B1 interrupt based on COMPR0.
#define AM_REG_CTIMER_INTSTAT_CTMRB1C0INT_S 3
#define AM_REG_CTIMER_INTSTAT_CTMRB1C0INT_M 0x00000008
#define AM_REG_CTIMER_INTSTAT_CTMRB1C0INT(n) (((uint32_t)(n) << 3) & 0x00000008)
// Counter/Timer A1 interrupt based on COMPR0.
#define AM_REG_CTIMER_INTSTAT_CTMRA1C0INT_S 2
#define AM_REG_CTIMER_INTSTAT_CTMRA1C0INT_M 0x00000004
#define AM_REG_CTIMER_INTSTAT_CTMRA1C0INT(n) (((uint32_t)(n) << 2) & 0x00000004)
// Counter/Timer B0 interrupt based on COMPR0.
#define AM_REG_CTIMER_INTSTAT_CTMRB0C0INT_S 1
#define AM_REG_CTIMER_INTSTAT_CTMRB0C0INT_M 0x00000002
#define AM_REG_CTIMER_INTSTAT_CTMRB0C0INT(n) (((uint32_t)(n) << 1) & 0x00000002)
// Counter/Timer A0 interrupt based on COMPR0.
#define AM_REG_CTIMER_INTSTAT_CTMRA0C0INT_S 0
#define AM_REG_CTIMER_INTSTAT_CTMRA0C0INT_M 0x00000001
#define AM_REG_CTIMER_INTSTAT_CTMRA0C0INT(n) (((uint32_t)(n) << 0) & 0x00000001)
//*****************************************************************************
//
// CTIMER_INTCLR - Counter/Timer Interrupts: Clear
//
//*****************************************************************************
// Counter/Timer B3 interrupt based on COMPR1.
#define AM_REG_CTIMER_INTCLR_CTMRB3C1INT_S 15
#define AM_REG_CTIMER_INTCLR_CTMRB3C1INT_M 0x00008000
#define AM_REG_CTIMER_INTCLR_CTMRB3C1INT(n) (((uint32_t)(n) << 15) & 0x00008000)
// Counter/Timer A3 interrupt based on COMPR1.
#define AM_REG_CTIMER_INTCLR_CTMRA3C1INT_S 14
#define AM_REG_CTIMER_INTCLR_CTMRA3C1INT_M 0x00004000
#define AM_REG_CTIMER_INTCLR_CTMRA3C1INT(n) (((uint32_t)(n) << 14) & 0x00004000)
// Counter/Timer B2 interrupt based on COMPR1.
#define AM_REG_CTIMER_INTCLR_CTMRB2C1INT_S 13
#define AM_REG_CTIMER_INTCLR_CTMRB2C1INT_M 0x00002000
#define AM_REG_CTIMER_INTCLR_CTMRB2C1INT(n) (((uint32_t)(n) << 13) & 0x00002000)
// Counter/Timer A2 interrupt based on COMPR1.
#define AM_REG_CTIMER_INTCLR_CTMRA2C1INT_S 12
#define AM_REG_CTIMER_INTCLR_CTMRA2C1INT_M 0x00001000
#define AM_REG_CTIMER_INTCLR_CTMRA2C1INT(n) (((uint32_t)(n) << 12) & 0x00001000)
// Counter/Timer B1 interrupt based on COMPR1.
#define AM_REG_CTIMER_INTCLR_CTMRB1C1INT_S 11
#define AM_REG_CTIMER_INTCLR_CTMRB1C1INT_M 0x00000800
#define AM_REG_CTIMER_INTCLR_CTMRB1C1INT(n) (((uint32_t)(n) << 11) & 0x00000800)
// Counter/Timer A1 interrupt based on COMPR1.
#define AM_REG_CTIMER_INTCLR_CTMRA1C1INT_S 10
#define AM_REG_CTIMER_INTCLR_CTMRA1C1INT_M 0x00000400
#define AM_REG_CTIMER_INTCLR_CTMRA1C1INT(n) (((uint32_t)(n) << 10) & 0x00000400)
// Counter/Timer B0 interrupt based on COMPR1.
#define AM_REG_CTIMER_INTCLR_CTMRB0C1INT_S 9
#define AM_REG_CTIMER_INTCLR_CTMRB0C1INT_M 0x00000200
#define AM_REG_CTIMER_INTCLR_CTMRB0C1INT(n) (((uint32_t)(n) << 9) & 0x00000200)
// Counter/Timer A0 interrupt based on COMPR1.
#define AM_REG_CTIMER_INTCLR_CTMRA0C1INT_S 8
#define AM_REG_CTIMER_INTCLR_CTMRA0C1INT_M 0x00000100
#define AM_REG_CTIMER_INTCLR_CTMRA0C1INT(n) (((uint32_t)(n) << 8) & 0x00000100)
// Counter/Timer B3 interrupt based on COMPR0.
#define AM_REG_CTIMER_INTCLR_CTMRB3C0INT_S 7
#define AM_REG_CTIMER_INTCLR_CTMRB3C0INT_M 0x00000080
#define AM_REG_CTIMER_INTCLR_CTMRB3C0INT(n) (((uint32_t)(n) << 7) & 0x00000080)
// Counter/Timer A3 interrupt based on COMPR0.
#define AM_REG_CTIMER_INTCLR_CTMRA3C0INT_S 6
#define AM_REG_CTIMER_INTCLR_CTMRA3C0INT_M 0x00000040
#define AM_REG_CTIMER_INTCLR_CTMRA3C0INT(n) (((uint32_t)(n) << 6) & 0x00000040)
// Counter/Timer B2 interrupt based on COMPR0.
#define AM_REG_CTIMER_INTCLR_CTMRB2C0INT_S 5
#define AM_REG_CTIMER_INTCLR_CTMRB2C0INT_M 0x00000020
#define AM_REG_CTIMER_INTCLR_CTMRB2C0INT(n) (((uint32_t)(n) << 5) & 0x00000020)
// Counter/Timer A2 interrupt based on COMPR0.
#define AM_REG_CTIMER_INTCLR_CTMRA2C0INT_S 4
#define AM_REG_CTIMER_INTCLR_CTMRA2C0INT_M 0x00000010
#define AM_REG_CTIMER_INTCLR_CTMRA2C0INT(n) (((uint32_t)(n) << 4) & 0x00000010)
// Counter/Timer B1 interrupt based on COMPR0.
#define AM_REG_CTIMER_INTCLR_CTMRB1C0INT_S 3
#define AM_REG_CTIMER_INTCLR_CTMRB1C0INT_M 0x00000008
#define AM_REG_CTIMER_INTCLR_CTMRB1C0INT(n) (((uint32_t)(n) << 3) & 0x00000008)
// Counter/Timer A1 interrupt based on COMPR0.
#define AM_REG_CTIMER_INTCLR_CTMRA1C0INT_S 2
#define AM_REG_CTIMER_INTCLR_CTMRA1C0INT_M 0x00000004
#define AM_REG_CTIMER_INTCLR_CTMRA1C0INT(n) (((uint32_t)(n) << 2) & 0x00000004)
// Counter/Timer B0 interrupt based on COMPR0.
#define AM_REG_CTIMER_INTCLR_CTMRB0C0INT_S 1
#define AM_REG_CTIMER_INTCLR_CTMRB0C0INT_M 0x00000002
#define AM_REG_CTIMER_INTCLR_CTMRB0C0INT(n) (((uint32_t)(n) << 1) & 0x00000002)
// Counter/Timer A0 interrupt based on COMPR0.
#define AM_REG_CTIMER_INTCLR_CTMRA0C0INT_S 0
#define AM_REG_CTIMER_INTCLR_CTMRA0C0INT_M 0x00000001
#define AM_REG_CTIMER_INTCLR_CTMRA0C0INT(n) (((uint32_t)(n) << 0) & 0x00000001)
//*****************************************************************************
//
// CTIMER_INTSET - Counter/Timer Interrupts: Set
//
//*****************************************************************************
// Counter/Timer B3 interrupt based on COMPR1.
#define AM_REG_CTIMER_INTSET_CTMRB3C1INT_S 15
#define AM_REG_CTIMER_INTSET_CTMRB3C1INT_M 0x00008000
#define AM_REG_CTIMER_INTSET_CTMRB3C1INT(n) (((uint32_t)(n) << 15) & 0x00008000)
// Counter/Timer A3 interrupt based on COMPR1.
#define AM_REG_CTIMER_INTSET_CTMRA3C1INT_S 14
#define AM_REG_CTIMER_INTSET_CTMRA3C1INT_M 0x00004000
#define AM_REG_CTIMER_INTSET_CTMRA3C1INT(n) (((uint32_t)(n) << 14) & 0x00004000)
// Counter/Timer B2 interrupt based on COMPR1.
#define AM_REG_CTIMER_INTSET_CTMRB2C1INT_S 13
#define AM_REG_CTIMER_INTSET_CTMRB2C1INT_M 0x00002000
#define AM_REG_CTIMER_INTSET_CTMRB2C1INT(n) (((uint32_t)(n) << 13) & 0x00002000)
// Counter/Timer A2 interrupt based on COMPR1.
#define AM_REG_CTIMER_INTSET_CTMRA2C1INT_S 12
#define AM_REG_CTIMER_INTSET_CTMRA2C1INT_M 0x00001000
#define AM_REG_CTIMER_INTSET_CTMRA2C1INT(n) (((uint32_t)(n) << 12) & 0x00001000)
// Counter/Timer B1 interrupt based on COMPR1.
#define AM_REG_CTIMER_INTSET_CTMRB1C1INT_S 11
#define AM_REG_CTIMER_INTSET_CTMRB1C1INT_M 0x00000800
#define AM_REG_CTIMER_INTSET_CTMRB1C1INT(n) (((uint32_t)(n) << 11) & 0x00000800)
// Counter/Timer A1 interrupt based on COMPR1.
#define AM_REG_CTIMER_INTSET_CTMRA1C1INT_S 10
#define AM_REG_CTIMER_INTSET_CTMRA1C1INT_M 0x00000400
#define AM_REG_CTIMER_INTSET_CTMRA1C1INT(n) (((uint32_t)(n) << 10) & 0x00000400)
// Counter/Timer B0 interrupt based on COMPR1.
#define AM_REG_CTIMER_INTSET_CTMRB0C1INT_S 9
#define AM_REG_CTIMER_INTSET_CTMRB0C1INT_M 0x00000200
#define AM_REG_CTIMER_INTSET_CTMRB0C1INT(n) (((uint32_t)(n) << 9) & 0x00000200)
// Counter/Timer A0 interrupt based on COMPR1.
#define AM_REG_CTIMER_INTSET_CTMRA0C1INT_S 8
#define AM_REG_CTIMER_INTSET_CTMRA0C1INT_M 0x00000100
#define AM_REG_CTIMER_INTSET_CTMRA0C1INT(n) (((uint32_t)(n) << 8) & 0x00000100)
// Counter/Timer B3 interrupt based on COMPR0.
#define AM_REG_CTIMER_INTSET_CTMRB3C0INT_S 7
#define AM_REG_CTIMER_INTSET_CTMRB3C0INT_M 0x00000080
#define AM_REG_CTIMER_INTSET_CTMRB3C0INT(n) (((uint32_t)(n) << 7) & 0x00000080)
// Counter/Timer A3 interrupt based on COMPR0.
#define AM_REG_CTIMER_INTSET_CTMRA3C0INT_S 6
#define AM_REG_CTIMER_INTSET_CTMRA3C0INT_M 0x00000040
#define AM_REG_CTIMER_INTSET_CTMRA3C0INT(n) (((uint32_t)(n) << 6) & 0x00000040)
// Counter/Timer B2 interrupt based on COMPR0.
#define AM_REG_CTIMER_INTSET_CTMRB2C0INT_S 5
#define AM_REG_CTIMER_INTSET_CTMRB2C0INT_M 0x00000020
#define AM_REG_CTIMER_INTSET_CTMRB2C0INT(n) (((uint32_t)(n) << 5) & 0x00000020)
// Counter/Timer A2 interrupt based on COMPR0.
#define AM_REG_CTIMER_INTSET_CTMRA2C0INT_S 4
#define AM_REG_CTIMER_INTSET_CTMRA2C0INT_M 0x00000010
#define AM_REG_CTIMER_INTSET_CTMRA2C0INT(n) (((uint32_t)(n) << 4) & 0x00000010)
// Counter/Timer B1 interrupt based on COMPR0.
#define AM_REG_CTIMER_INTSET_CTMRB1C0INT_S 3
#define AM_REG_CTIMER_INTSET_CTMRB1C0INT_M 0x00000008
#define AM_REG_CTIMER_INTSET_CTMRB1C0INT(n) (((uint32_t)(n) << 3) & 0x00000008)
// Counter/Timer A1 interrupt based on COMPR0.
#define AM_REG_CTIMER_INTSET_CTMRA1C0INT_S 2
#define AM_REG_CTIMER_INTSET_CTMRA1C0INT_M 0x00000004
#define AM_REG_CTIMER_INTSET_CTMRA1C0INT(n) (((uint32_t)(n) << 2) & 0x00000004)
// Counter/Timer B0 interrupt based on COMPR0.
#define AM_REG_CTIMER_INTSET_CTMRB0C0INT_S 1
#define AM_REG_CTIMER_INTSET_CTMRB0C0INT_M 0x00000002
#define AM_REG_CTIMER_INTSET_CTMRB0C0INT(n) (((uint32_t)(n) << 1) & 0x00000002)
// Counter/Timer A0 interrupt based on COMPR0.
#define AM_REG_CTIMER_INTSET_CTMRA0C0INT_S 0
#define AM_REG_CTIMER_INTSET_CTMRA0C0INT_M 0x00000001
#define AM_REG_CTIMER_INTSET_CTMRA0C0INT(n) (((uint32_t)(n) << 0) & 0x00000001)
//*****************************************************************************
//
// CTIMER_STMINTEN - STIMER Interrupt registers: Enable
//
//*****************************************************************************
// CAPTURE register D has grabbed the value in the counter
#define AM_REG_CTIMER_STMINTEN_CAPTURED_S 12
#define AM_REG_CTIMER_STMINTEN_CAPTURED_M 0x00001000
#define AM_REG_CTIMER_STMINTEN_CAPTURED(n) (((uint32_t)(n) << 12) & 0x00001000)
#define AM_REG_CTIMER_STMINTEN_CAPTURED_CAPD_INT 0x00001000
// CAPTURE register C has grabbed the value in the counter
#define AM_REG_CTIMER_STMINTEN_CAPTUREC_S 11
#define AM_REG_CTIMER_STMINTEN_CAPTUREC_M 0x00000800
#define AM_REG_CTIMER_STMINTEN_CAPTUREC(n) (((uint32_t)(n) << 11) & 0x00000800)
#define AM_REG_CTIMER_STMINTEN_CAPTUREC_CAPC_INT 0x00000800
// CAPTURE register B has grabbed the value in the counter
#define AM_REG_CTIMER_STMINTEN_CAPTUREB_S 10
#define AM_REG_CTIMER_STMINTEN_CAPTUREB_M 0x00000400
#define AM_REG_CTIMER_STMINTEN_CAPTUREB(n) (((uint32_t)(n) << 10) & 0x00000400)
#define AM_REG_CTIMER_STMINTEN_CAPTUREB_CAPB_INT 0x00000400
// CAPTURE register A has grabbed the value in the counter
#define AM_REG_CTIMER_STMINTEN_CAPTUREA_S 9
#define AM_REG_CTIMER_STMINTEN_CAPTUREA_M 0x00000200
#define AM_REG_CTIMER_STMINTEN_CAPTUREA(n) (((uint32_t)(n) << 9) & 0x00000200)
#define AM_REG_CTIMER_STMINTEN_CAPTUREA_CAPA_INT 0x00000200
// COUNTER over flowed from 0xFFFFFFFF back to 0x00000000.
#define AM_REG_CTIMER_STMINTEN_OVERFLOW_S 8
#define AM_REG_CTIMER_STMINTEN_OVERFLOW_M 0x00000100
#define AM_REG_CTIMER_STMINTEN_OVERFLOW(n) (((uint32_t)(n) << 8) & 0x00000100)
#define AM_REG_CTIMER_STMINTEN_OVERFLOW_OFLOW_INT 0x00000100
// COUNTER is greater than or equal to COMPARE register H.
#define AM_REG_CTIMER_STMINTEN_COMPAREH_S 7
#define AM_REG_CTIMER_STMINTEN_COMPAREH_M 0x00000080
#define AM_REG_CTIMER_STMINTEN_COMPAREH(n) (((uint32_t)(n) << 7) & 0x00000080)
#define AM_REG_CTIMER_STMINTEN_COMPAREH_COMPARED 0x00000080
// COUNTER is greater than or equal to COMPARE register G.
#define AM_REG_CTIMER_STMINTEN_COMPAREG_S 6
#define AM_REG_CTIMER_STMINTEN_COMPAREG_M 0x00000040
#define AM_REG_CTIMER_STMINTEN_COMPAREG(n) (((uint32_t)(n) << 6) & 0x00000040)
#define AM_REG_CTIMER_STMINTEN_COMPAREG_COMPARED 0x00000040
// COUNTER is greater than or equal to COMPARE register F.
#define AM_REG_CTIMER_STMINTEN_COMPAREF_S 5
#define AM_REG_CTIMER_STMINTEN_COMPAREF_M 0x00000020
#define AM_REG_CTIMER_STMINTEN_COMPAREF(n) (((uint32_t)(n) << 5) & 0x00000020)
#define AM_REG_CTIMER_STMINTEN_COMPAREF_COMPARED 0x00000020
// COUNTER is greater than or equal to COMPARE register E.
#define AM_REG_CTIMER_STMINTEN_COMPAREE_S 4
#define AM_REG_CTIMER_STMINTEN_COMPAREE_M 0x00000010
#define AM_REG_CTIMER_STMINTEN_COMPAREE(n) (((uint32_t)(n) << 4) & 0x00000010)
#define AM_REG_CTIMER_STMINTEN_COMPAREE_COMPARED 0x00000010
// COUNTER is greater than or equal to COMPARE register D.
#define AM_REG_CTIMER_STMINTEN_COMPARED_S 3
#define AM_REG_CTIMER_STMINTEN_COMPARED_M 0x00000008
#define AM_REG_CTIMER_STMINTEN_COMPARED(n) (((uint32_t)(n) << 3) & 0x00000008)
#define AM_REG_CTIMER_STMINTEN_COMPARED_COMPARED 0x00000008
// COUNTER is greater than or equal to COMPARE register C.
#define AM_REG_CTIMER_STMINTEN_COMPAREC_S 2
#define AM_REG_CTIMER_STMINTEN_COMPAREC_M 0x00000004
#define AM_REG_CTIMER_STMINTEN_COMPAREC(n) (((uint32_t)(n) << 2) & 0x00000004)
#define AM_REG_CTIMER_STMINTEN_COMPAREC_COMPARED 0x00000004
// COUNTER is greater than or equal to COMPARE register B.
#define AM_REG_CTIMER_STMINTEN_COMPAREB_S 1
#define AM_REG_CTIMER_STMINTEN_COMPAREB_M 0x00000002
#define AM_REG_CTIMER_STMINTEN_COMPAREB(n) (((uint32_t)(n) << 1) & 0x00000002)
#define AM_REG_CTIMER_STMINTEN_COMPAREB_COMPARED 0x00000002
// COUNTER is greater than or equal to COMPARE register A.
#define AM_REG_CTIMER_STMINTEN_COMPAREA_S 0
#define AM_REG_CTIMER_STMINTEN_COMPAREA_M 0x00000001
#define AM_REG_CTIMER_STMINTEN_COMPAREA(n) (((uint32_t)(n) << 0) & 0x00000001)
#define AM_REG_CTIMER_STMINTEN_COMPAREA_COMPARED 0x00000001
//*****************************************************************************
//
// CTIMER_STMINTSTAT - STIMER Interrupt registers: Status
//
//*****************************************************************************
// CAPTURE register D has grabbed the value in the counter
#define AM_REG_CTIMER_STMINTSTAT_CAPTURED_S 12
#define AM_REG_CTIMER_STMINTSTAT_CAPTURED_M 0x00001000
#define AM_REG_CTIMER_STMINTSTAT_CAPTURED(n) (((uint32_t)(n) << 12) & 0x00001000)
#define AM_REG_CTIMER_STMINTSTAT_CAPTURED_CAPD_INT 0x00001000
// CAPTURE register C has grabbed the value in the counter
#define AM_REG_CTIMER_STMINTSTAT_CAPTUREC_S 11
#define AM_REG_CTIMER_STMINTSTAT_CAPTUREC_M 0x00000800
#define AM_REG_CTIMER_STMINTSTAT_CAPTUREC(n) (((uint32_t)(n) << 11) & 0x00000800)
#define AM_REG_CTIMER_STMINTSTAT_CAPTUREC_CAPC_INT 0x00000800
// CAPTURE register B has grabbed the value in the counter
#define AM_REG_CTIMER_STMINTSTAT_CAPTUREB_S 10
#define AM_REG_CTIMER_STMINTSTAT_CAPTUREB_M 0x00000400
#define AM_REG_CTIMER_STMINTSTAT_CAPTUREB(n) (((uint32_t)(n) << 10) & 0x00000400)
#define AM_REG_CTIMER_STMINTSTAT_CAPTUREB_CAPB_INT 0x00000400
// CAPTURE register A has grabbed the value in the counter
#define AM_REG_CTIMER_STMINTSTAT_CAPTUREA_S 9
#define AM_REG_CTIMER_STMINTSTAT_CAPTUREA_M 0x00000200
#define AM_REG_CTIMER_STMINTSTAT_CAPTUREA(n) (((uint32_t)(n) << 9) & 0x00000200)
#define AM_REG_CTIMER_STMINTSTAT_CAPTUREA_CAPA_INT 0x00000200
// COUNTER over flowed from 0xFFFFFFFF back to 0x00000000.
#define AM_REG_CTIMER_STMINTSTAT_OVERFLOW_S 8
#define AM_REG_CTIMER_STMINTSTAT_OVERFLOW_M 0x00000100
#define AM_REG_CTIMER_STMINTSTAT_OVERFLOW(n) (((uint32_t)(n) << 8) & 0x00000100)
#define AM_REG_CTIMER_STMINTSTAT_OVERFLOW_OFLOW_INT 0x00000100
// COUNTER is greater than or equal to COMPARE register H.
#define AM_REG_CTIMER_STMINTSTAT_COMPAREH_S 7
#define AM_REG_CTIMER_STMINTSTAT_COMPAREH_M 0x00000080
#define AM_REG_CTIMER_STMINTSTAT_COMPAREH(n) (((uint32_t)(n) << 7) & 0x00000080)
#define AM_REG_CTIMER_STMINTSTAT_COMPAREH_COMPARED 0x00000080
// COUNTER is greater than or equal to COMPARE register G.
#define AM_REG_CTIMER_STMINTSTAT_COMPAREG_S 6
#define AM_REG_CTIMER_STMINTSTAT_COMPAREG_M 0x00000040
#define AM_REG_CTIMER_STMINTSTAT_COMPAREG(n) (((uint32_t)(n) << 6) & 0x00000040)
#define AM_REG_CTIMER_STMINTSTAT_COMPAREG_COMPARED 0x00000040
// COUNTER is greater than or equal to COMPARE register F.
#define AM_REG_CTIMER_STMINTSTAT_COMPAREF_S 5
#define AM_REG_CTIMER_STMINTSTAT_COMPAREF_M 0x00000020
#define AM_REG_CTIMER_STMINTSTAT_COMPAREF(n) (((uint32_t)(n) << 5) & 0x00000020)
#define AM_REG_CTIMER_STMINTSTAT_COMPAREF_COMPARED 0x00000020
// COUNTER is greater than or equal to COMPARE register E.
#define AM_REG_CTIMER_STMINTSTAT_COMPAREE_S 4
#define AM_REG_CTIMER_STMINTSTAT_COMPAREE_M 0x00000010
#define AM_REG_CTIMER_STMINTSTAT_COMPAREE(n) (((uint32_t)(n) << 4) & 0x00000010)
#define AM_REG_CTIMER_STMINTSTAT_COMPAREE_COMPARED 0x00000010
// COUNTER is greater than or equal to COMPARE register D.
#define AM_REG_CTIMER_STMINTSTAT_COMPARED_S 3
#define AM_REG_CTIMER_STMINTSTAT_COMPARED_M 0x00000008
#define AM_REG_CTIMER_STMINTSTAT_COMPARED(n) (((uint32_t)(n) << 3) & 0x00000008)
#define AM_REG_CTIMER_STMINTSTAT_COMPARED_COMPARED 0x00000008
// COUNTER is greater than or equal to COMPARE register C.
#define AM_REG_CTIMER_STMINTSTAT_COMPAREC_S 2
#define AM_REG_CTIMER_STMINTSTAT_COMPAREC_M 0x00000004
#define AM_REG_CTIMER_STMINTSTAT_COMPAREC(n) (((uint32_t)(n) << 2) & 0x00000004)
#define AM_REG_CTIMER_STMINTSTAT_COMPAREC_COMPARED 0x00000004
// COUNTER is greater than or equal to COMPARE register B.
#define AM_REG_CTIMER_STMINTSTAT_COMPAREB_S 1
#define AM_REG_CTIMER_STMINTSTAT_COMPAREB_M 0x00000002
#define AM_REG_CTIMER_STMINTSTAT_COMPAREB(n) (((uint32_t)(n) << 1) & 0x00000002)
#define AM_REG_CTIMER_STMINTSTAT_COMPAREB_COMPARED 0x00000002
// COUNTER is greater than or equal to COMPARE register A.
#define AM_REG_CTIMER_STMINTSTAT_COMPAREA_S 0
#define AM_REG_CTIMER_STMINTSTAT_COMPAREA_M 0x00000001
#define AM_REG_CTIMER_STMINTSTAT_COMPAREA(n) (((uint32_t)(n) << 0) & 0x00000001)
#define AM_REG_CTIMER_STMINTSTAT_COMPAREA_COMPARED 0x00000001
//*****************************************************************************
//
// CTIMER_STMINTCLR - STIMER Interrupt registers: Clear
//
//*****************************************************************************
// CAPTURE register D has grabbed the value in the counter
#define AM_REG_CTIMER_STMINTCLR_CAPTURED_S 12
#define AM_REG_CTIMER_STMINTCLR_CAPTURED_M 0x00001000
#define AM_REG_CTIMER_STMINTCLR_CAPTURED(n) (((uint32_t)(n) << 12) & 0x00001000)
#define AM_REG_CTIMER_STMINTCLR_CAPTURED_CAPD_INT 0x00001000
// CAPTURE register C has grabbed the value in the counter
#define AM_REG_CTIMER_STMINTCLR_CAPTUREC_S 11
#define AM_REG_CTIMER_STMINTCLR_CAPTUREC_M 0x00000800
#define AM_REG_CTIMER_STMINTCLR_CAPTUREC(n) (((uint32_t)(n) << 11) & 0x00000800)
#define AM_REG_CTIMER_STMINTCLR_CAPTUREC_CAPC_INT 0x00000800
// CAPTURE register B has grabbed the value in the counter
#define AM_REG_CTIMER_STMINTCLR_CAPTUREB_S 10
#define AM_REG_CTIMER_STMINTCLR_CAPTUREB_M 0x00000400
#define AM_REG_CTIMER_STMINTCLR_CAPTUREB(n) (((uint32_t)(n) << 10) & 0x00000400)
#define AM_REG_CTIMER_STMINTCLR_CAPTUREB_CAPB_INT 0x00000400
// CAPTURE register A has grabbed the value in the counter
#define AM_REG_CTIMER_STMINTCLR_CAPTUREA_S 9
#define AM_REG_CTIMER_STMINTCLR_CAPTUREA_M 0x00000200
#define AM_REG_CTIMER_STMINTCLR_CAPTUREA(n) (((uint32_t)(n) << 9) & 0x00000200)
#define AM_REG_CTIMER_STMINTCLR_CAPTUREA_CAPA_INT 0x00000200
// COUNTER over flowed from 0xFFFFFFFF back to 0x00000000.
#define AM_REG_CTIMER_STMINTCLR_OVERFLOW_S 8
#define AM_REG_CTIMER_STMINTCLR_OVERFLOW_M 0x00000100
#define AM_REG_CTIMER_STMINTCLR_OVERFLOW(n) (((uint32_t)(n) << 8) & 0x00000100)
#define AM_REG_CTIMER_STMINTCLR_OVERFLOW_OFLOW_INT 0x00000100
// COUNTER is greater than or equal to COMPARE register H.
#define AM_REG_CTIMER_STMINTCLR_COMPAREH_S 7
#define AM_REG_CTIMER_STMINTCLR_COMPAREH_M 0x00000080
#define AM_REG_CTIMER_STMINTCLR_COMPAREH(n) (((uint32_t)(n) << 7) & 0x00000080)
#define AM_REG_CTIMER_STMINTCLR_COMPAREH_COMPARED 0x00000080
// COUNTER is greater than or equal to COMPARE register G.
#define AM_REG_CTIMER_STMINTCLR_COMPAREG_S 6
#define AM_REG_CTIMER_STMINTCLR_COMPAREG_M 0x00000040
#define AM_REG_CTIMER_STMINTCLR_COMPAREG(n) (((uint32_t)(n) << 6) & 0x00000040)
#define AM_REG_CTIMER_STMINTCLR_COMPAREG_COMPARED 0x00000040
// COUNTER is greater than or equal to COMPARE register F.
#define AM_REG_CTIMER_STMINTCLR_COMPAREF_S 5
#define AM_REG_CTIMER_STMINTCLR_COMPAREF_M 0x00000020
#define AM_REG_CTIMER_STMINTCLR_COMPAREF(n) (((uint32_t)(n) << 5) & 0x00000020)
#define AM_REG_CTIMER_STMINTCLR_COMPAREF_COMPARED 0x00000020
// COUNTER is greater than or equal to COMPARE register E.
#define AM_REG_CTIMER_STMINTCLR_COMPAREE_S 4
#define AM_REG_CTIMER_STMINTCLR_COMPAREE_M 0x00000010
#define AM_REG_CTIMER_STMINTCLR_COMPAREE(n) (((uint32_t)(n) << 4) & 0x00000010)
#define AM_REG_CTIMER_STMINTCLR_COMPAREE_COMPARED 0x00000010
// COUNTER is greater than or equal to COMPARE register D.
#define AM_REG_CTIMER_STMINTCLR_COMPARED_S 3
#define AM_REG_CTIMER_STMINTCLR_COMPARED_M 0x00000008
#define AM_REG_CTIMER_STMINTCLR_COMPARED(n) (((uint32_t)(n) << 3) & 0x00000008)
#define AM_REG_CTIMER_STMINTCLR_COMPARED_COMPARED 0x00000008
// COUNTER is greater than or equal to COMPARE register C.
#define AM_REG_CTIMER_STMINTCLR_COMPAREC_S 2
#define AM_REG_CTIMER_STMINTCLR_COMPAREC_M 0x00000004
#define AM_REG_CTIMER_STMINTCLR_COMPAREC(n) (((uint32_t)(n) << 2) & 0x00000004)
#define AM_REG_CTIMER_STMINTCLR_COMPAREC_COMPARED 0x00000004
// COUNTER is greater than or equal to COMPARE register B.
#define AM_REG_CTIMER_STMINTCLR_COMPAREB_S 1
#define AM_REG_CTIMER_STMINTCLR_COMPAREB_M 0x00000002
#define AM_REG_CTIMER_STMINTCLR_COMPAREB(n) (((uint32_t)(n) << 1) & 0x00000002)
#define AM_REG_CTIMER_STMINTCLR_COMPAREB_COMPARED 0x00000002
// COUNTER is greater than or equal to COMPARE register A.
#define AM_REG_CTIMER_STMINTCLR_COMPAREA_S 0
#define AM_REG_CTIMER_STMINTCLR_COMPAREA_M 0x00000001
#define AM_REG_CTIMER_STMINTCLR_COMPAREA(n) (((uint32_t)(n) << 0) & 0x00000001)
#define AM_REG_CTIMER_STMINTCLR_COMPAREA_COMPARED 0x00000001
//*****************************************************************************
//
// CTIMER_STMINTSET - STIMER Interrupt registers: Set
//
//*****************************************************************************
// CAPTURE register D has grabbed the value in the counter
#define AM_REG_CTIMER_STMINTSET_CAPTURED_S 12
#define AM_REG_CTIMER_STMINTSET_CAPTURED_M 0x00001000
#define AM_REG_CTIMER_STMINTSET_CAPTURED(n) (((uint32_t)(n) << 12) & 0x00001000)
#define AM_REG_CTIMER_STMINTSET_CAPTURED_CAPD_INT 0x00001000
// CAPTURE register C has grabbed the value in the counter
#define AM_REG_CTIMER_STMINTSET_CAPTUREC_S 11
#define AM_REG_CTIMER_STMINTSET_CAPTUREC_M 0x00000800
#define AM_REG_CTIMER_STMINTSET_CAPTUREC(n) (((uint32_t)(n) << 11) & 0x00000800)
#define AM_REG_CTIMER_STMINTSET_CAPTUREC_CAPC_INT 0x00000800
// CAPTURE register B has grabbed the value in the counter
#define AM_REG_CTIMER_STMINTSET_CAPTUREB_S 10
#define AM_REG_CTIMER_STMINTSET_CAPTUREB_M 0x00000400
#define AM_REG_CTIMER_STMINTSET_CAPTUREB(n) (((uint32_t)(n) << 10) & 0x00000400)
#define AM_REG_CTIMER_STMINTSET_CAPTUREB_CAPB_INT 0x00000400
// CAPTURE register A has grabbed the value in the counter
#define AM_REG_CTIMER_STMINTSET_CAPTUREA_S 9
#define AM_REG_CTIMER_STMINTSET_CAPTUREA_M 0x00000200
#define AM_REG_CTIMER_STMINTSET_CAPTUREA(n) (((uint32_t)(n) << 9) & 0x00000200)
#define AM_REG_CTIMER_STMINTSET_CAPTUREA_CAPA_INT 0x00000200
// COUNTER over flowed from 0xFFFFFFFF back to 0x00000000.
#define AM_REG_CTIMER_STMINTSET_OVERFLOW_S 8
#define AM_REG_CTIMER_STMINTSET_OVERFLOW_M 0x00000100
#define AM_REG_CTIMER_STMINTSET_OVERFLOW(n) (((uint32_t)(n) << 8) & 0x00000100)
#define AM_REG_CTIMER_STMINTSET_OVERFLOW_OFLOW_INT 0x00000100
// COUNTER is greater than or equal to COMPARE register H.
#define AM_REG_CTIMER_STMINTSET_COMPAREH_S 7
#define AM_REG_CTIMER_STMINTSET_COMPAREH_M 0x00000080
#define AM_REG_CTIMER_STMINTSET_COMPAREH(n) (((uint32_t)(n) << 7) & 0x00000080)
#define AM_REG_CTIMER_STMINTSET_COMPAREH_COMPARED 0x00000080
// COUNTER is greater than or equal to COMPARE register G.
#define AM_REG_CTIMER_STMINTSET_COMPAREG_S 6
#define AM_REG_CTIMER_STMINTSET_COMPAREG_M 0x00000040
#define AM_REG_CTIMER_STMINTSET_COMPAREG(n) (((uint32_t)(n) << 6) & 0x00000040)
#define AM_REG_CTIMER_STMINTSET_COMPAREG_COMPARED 0x00000040
// COUNTER is greater than or equal to COMPARE register F.
#define AM_REG_CTIMER_STMINTSET_COMPAREF_S 5
#define AM_REG_CTIMER_STMINTSET_COMPAREF_M 0x00000020
#define AM_REG_CTIMER_STMINTSET_COMPAREF(n) (((uint32_t)(n) << 5) & 0x00000020)
#define AM_REG_CTIMER_STMINTSET_COMPAREF_COMPARED 0x00000020
// COUNTER is greater than or equal to COMPARE register E.
#define AM_REG_CTIMER_STMINTSET_COMPAREE_S 4
#define AM_REG_CTIMER_STMINTSET_COMPAREE_M 0x00000010
#define AM_REG_CTIMER_STMINTSET_COMPAREE(n) (((uint32_t)(n) << 4) & 0x00000010)
#define AM_REG_CTIMER_STMINTSET_COMPAREE_COMPARED 0x00000010
// COUNTER is greater than or equal to COMPARE register D.
#define AM_REG_CTIMER_STMINTSET_COMPARED_S 3
#define AM_REG_CTIMER_STMINTSET_COMPARED_M 0x00000008
#define AM_REG_CTIMER_STMINTSET_COMPARED(n) (((uint32_t)(n) << 3) & 0x00000008)
#define AM_REG_CTIMER_STMINTSET_COMPARED_COMPARED 0x00000008
// COUNTER is greater than or equal to COMPARE register C.
#define AM_REG_CTIMER_STMINTSET_COMPAREC_S 2
#define AM_REG_CTIMER_STMINTSET_COMPAREC_M 0x00000004
#define AM_REG_CTIMER_STMINTSET_COMPAREC(n) (((uint32_t)(n) << 2) & 0x00000004)
#define AM_REG_CTIMER_STMINTSET_COMPAREC_COMPARED 0x00000004
// COUNTER is greater than or equal to COMPARE register B.
#define AM_REG_CTIMER_STMINTSET_COMPAREB_S 1
#define AM_REG_CTIMER_STMINTSET_COMPAREB_M 0x00000002
#define AM_REG_CTIMER_STMINTSET_COMPAREB(n) (((uint32_t)(n) << 1) & 0x00000002)
#define AM_REG_CTIMER_STMINTSET_COMPAREB_COMPARED 0x00000002
// COUNTER is greater than or equal to COMPARE register A.
#define AM_REG_CTIMER_STMINTSET_COMPAREA_S 0
#define AM_REG_CTIMER_STMINTSET_COMPAREA_M 0x00000001
#define AM_REG_CTIMER_STMINTSET_COMPAREA(n) (((uint32_t)(n) << 0) & 0x00000001)
#define AM_REG_CTIMER_STMINTSET_COMPAREA_COMPARED 0x00000001
//*****************************************************************************
//
// CTIMER_TMR0 - Counter/Timer Register
//
//*****************************************************************************
// Counter/Timer B0.
#define AM_REG_CTIMER_TMR0_CTTMRB0_S 16
#define AM_REG_CTIMER_TMR0_CTTMRB0_M 0xFFFF0000
#define AM_REG_CTIMER_TMR0_CTTMRB0(n) (((uint32_t)(n) << 16) & 0xFFFF0000)
// Counter/Timer A0.
#define AM_REG_CTIMER_TMR0_CTTMRA0_S 0
#define AM_REG_CTIMER_TMR0_CTTMRA0_M 0x0000FFFF
#define AM_REG_CTIMER_TMR0_CTTMRA0(n) (((uint32_t)(n) << 0) & 0x0000FFFF)
//*****************************************************************************
//
// CTIMER_CMPRA0 - Counter/Timer A0 Compare Registers
//
//*****************************************************************************
// Counter/Timer A0 Compare Register 1. Holds the upper limit for timer half A.
#define AM_REG_CTIMER_CMPRA0_CMPR1A0_S 16
#define AM_REG_CTIMER_CMPRA0_CMPR1A0_M 0xFFFF0000
#define AM_REG_CTIMER_CMPRA0_CMPR1A0(n) (((uint32_t)(n) << 16) & 0xFFFF0000)
// Counter/Timer A0 Compare Register 0. Holds the lower limit for timer half A.
#define AM_REG_CTIMER_CMPRA0_CMPR0A0_S 0
#define AM_REG_CTIMER_CMPRA0_CMPR0A0_M 0x0000FFFF
#define AM_REG_CTIMER_CMPRA0_CMPR0A0(n) (((uint32_t)(n) << 0) & 0x0000FFFF)
//*****************************************************************************
//
// CTIMER_CMPRB0 - Counter/Timer B0 Compare Registers
//
//*****************************************************************************
// Counter/Timer B0 Compare Register 1. Holds the upper limit for timer half B.
#define AM_REG_CTIMER_CMPRB0_CMPR1B0_S 16
#define AM_REG_CTIMER_CMPRB0_CMPR1B0_M 0xFFFF0000
#define AM_REG_CTIMER_CMPRB0_CMPR1B0(n) (((uint32_t)(n) << 16) & 0xFFFF0000)
// Counter/Timer B0 Compare Register 0. Holds the lower limit for timer half B.
#define AM_REG_CTIMER_CMPRB0_CMPR0B0_S 0
#define AM_REG_CTIMER_CMPRB0_CMPR0B0_M 0x0000FFFF
#define AM_REG_CTIMER_CMPRB0_CMPR0B0(n) (((uint32_t)(n) << 0) & 0x0000FFFF)
//*****************************************************************************
//
// CTIMER_CTRL0 - Counter/Timer Control
//
//*****************************************************************************
// Counter/Timer A0/B0 Link bit.
#define AM_REG_CTIMER_CTRL0_CTLINK0_S 31
#define AM_REG_CTIMER_CTRL0_CTLINK0_M 0x80000000
#define AM_REG_CTIMER_CTRL0_CTLINK0(n) (((uint32_t)(n) << 31) & 0x80000000)
#define AM_REG_CTIMER_CTRL0_CTLINK0_TWO_16BIT_TIMERS 0x00000000
#define AM_REG_CTIMER_CTRL0_CTLINK0_32BIT_TIMER 0x80000000
// Counter/Timer B0 Output Enable bit.
#define AM_REG_CTIMER_CTRL0_TMRB0PE_S 29
#define AM_REG_CTIMER_CTRL0_TMRB0PE_M 0x20000000
#define AM_REG_CTIMER_CTRL0_TMRB0PE(n) (((uint32_t)(n) << 29) & 0x20000000)
#define AM_REG_CTIMER_CTRL0_TMRB0PE_DIS 0x00000000
#define AM_REG_CTIMER_CTRL0_TMRB0PE_EN 0x20000000
// Counter/Timer B0 output polarity.
#define AM_REG_CTIMER_CTRL0_TMRB0POL_S 28
#define AM_REG_CTIMER_CTRL0_TMRB0POL_M 0x10000000
#define AM_REG_CTIMER_CTRL0_TMRB0POL(n) (((uint32_t)(n) << 28) & 0x10000000)
#define AM_REG_CTIMER_CTRL0_TMRB0POL_NORMAL 0x00000000
#define AM_REG_CTIMER_CTRL0_TMRB0POL_INVERTED 0x10000000
// Counter/Timer B0 Clear bit.
#define AM_REG_CTIMER_CTRL0_TMRB0CLR_S 27
#define AM_REG_CTIMER_CTRL0_TMRB0CLR_M 0x08000000
#define AM_REG_CTIMER_CTRL0_TMRB0CLR(n) (((uint32_t)(n) << 27) & 0x08000000)
#define AM_REG_CTIMER_CTRL0_TMRB0CLR_RUN 0x00000000
#define AM_REG_CTIMER_CTRL0_TMRB0CLR_CLEAR 0x08000000
// Counter/Timer B0 Interrupt Enable bit for COMPR1.
#define AM_REG_CTIMER_CTRL0_TMRB0IE1_S 26
#define AM_REG_CTIMER_CTRL0_TMRB0IE1_M 0x04000000
#define AM_REG_CTIMER_CTRL0_TMRB0IE1(n) (((uint32_t)(n) << 26) & 0x04000000)
#define AM_REG_CTIMER_CTRL0_TMRB0IE1_DIS 0x00000000
#define AM_REG_CTIMER_CTRL0_TMRB0IE1_EN 0x04000000
// Counter/Timer B0 Interrupt Enable bit for COMPR0.
#define AM_REG_CTIMER_CTRL0_TMRB0IE0_S 25
#define AM_REG_CTIMER_CTRL0_TMRB0IE0_M 0x02000000
#define AM_REG_CTIMER_CTRL0_TMRB0IE0(n) (((uint32_t)(n) << 25) & 0x02000000)
#define AM_REG_CTIMER_CTRL0_TMRB0IE0_DIS 0x00000000
#define AM_REG_CTIMER_CTRL0_TMRB0IE0_EN 0x02000000
// Counter/Timer B0 Function Select.
#define AM_REG_CTIMER_CTRL0_TMRB0FN_S 22
#define AM_REG_CTIMER_CTRL0_TMRB0FN_M 0x01C00000
#define AM_REG_CTIMER_CTRL0_TMRB0FN(n) (((uint32_t)(n) << 22) & 0x01C00000)
#define AM_REG_CTIMER_CTRL0_TMRB0FN_SINGLECOUNT 0x00000000
#define AM_REG_CTIMER_CTRL0_TMRB0FN_REPEATEDCOUNT 0x00400000
#define AM_REG_CTIMER_CTRL0_TMRB0FN_PULSE_ONCE 0x00800000
#define AM_REG_CTIMER_CTRL0_TMRB0FN_PULSE_CONT 0x00C00000
#define AM_REG_CTIMER_CTRL0_TMRB0FN_CONTINUOUS 0x01000000
// Counter/Timer B0 Clock Select.
#define AM_REG_CTIMER_CTRL0_TMRB0CLK_S 17
#define AM_REG_CTIMER_CTRL0_TMRB0CLK_M 0x003E0000
#define AM_REG_CTIMER_CTRL0_TMRB0CLK(n) (((uint32_t)(n) << 17) & 0x003E0000)
#define AM_REG_CTIMER_CTRL0_TMRB0CLK_TMRPIN 0x00000000
#define AM_REG_CTIMER_CTRL0_TMRB0CLK_HFRC_DIV4 0x00020000
#define AM_REG_CTIMER_CTRL0_TMRB0CLK_HFRC_DIV16 0x00040000
#define AM_REG_CTIMER_CTRL0_TMRB0CLK_HFRC_DIV256 0x00060000
#define AM_REG_CTIMER_CTRL0_TMRB0CLK_HFRC_DIV1024 0x00080000
#define AM_REG_CTIMER_CTRL0_TMRB0CLK_HFRC_DIV4K 0x000A0000
#define AM_REG_CTIMER_CTRL0_TMRB0CLK_XT 0x000C0000
#define AM_REG_CTIMER_CTRL0_TMRB0CLK_XT_DIV2 0x000E0000
#define AM_REG_CTIMER_CTRL0_TMRB0CLK_XT_DIV16 0x00100000
#define AM_REG_CTIMER_CTRL0_TMRB0CLK_XT_DIV256 0x00120000
#define AM_REG_CTIMER_CTRL0_TMRB0CLK_LFRC_DIV2 0x00140000
#define AM_REG_CTIMER_CTRL0_TMRB0CLK_LFRC_DIV32 0x00160000
#define AM_REG_CTIMER_CTRL0_TMRB0CLK_LFRC_DIV1K 0x00180000
#define AM_REG_CTIMER_CTRL0_TMRB0CLK_LFRC 0x001A0000
#define AM_REG_CTIMER_CTRL0_TMRB0CLK_RTC_100HZ 0x001C0000
#define AM_REG_CTIMER_CTRL0_TMRB0CLK_HCLK 0x001E0000
#define AM_REG_CTIMER_CTRL0_TMRB0CLK_BUCKB 0x00200000
// Counter/Timer B0 Enable bit.
#define AM_REG_CTIMER_CTRL0_TMRB0EN_S 16
#define AM_REG_CTIMER_CTRL0_TMRB0EN_M 0x00010000
#define AM_REG_CTIMER_CTRL0_TMRB0EN(n) (((uint32_t)(n) << 16) & 0x00010000)
#define AM_REG_CTIMER_CTRL0_TMRB0EN_DIS 0x00000000
#define AM_REG_CTIMER_CTRL0_TMRB0EN_EN 0x00010000
// Counter/Timer A0 Output Enable bit.
#define AM_REG_CTIMER_CTRL0_TMRA0PE_S 13
#define AM_REG_CTIMER_CTRL0_TMRA0PE_M 0x00002000
#define AM_REG_CTIMER_CTRL0_TMRA0PE(n) (((uint32_t)(n) << 13) & 0x00002000)
#define AM_REG_CTIMER_CTRL0_TMRA0PE_DIS 0x00000000
#define AM_REG_CTIMER_CTRL0_TMRA0PE_EN 0x00002000
// Counter/Timer A0 output polarity.
#define AM_REG_CTIMER_CTRL0_TMRA0POL_S 12
#define AM_REG_CTIMER_CTRL0_TMRA0POL_M 0x00001000
#define AM_REG_CTIMER_CTRL0_TMRA0POL(n) (((uint32_t)(n) << 12) & 0x00001000)
#define AM_REG_CTIMER_CTRL0_TMRA0POL_NORMAL 0x00000000
#define AM_REG_CTIMER_CTRL0_TMRA0POL_INVERTED 0x00001000
// Counter/Timer A0 Clear bit.
#define AM_REG_CTIMER_CTRL0_TMRA0CLR_S 11
#define AM_REG_CTIMER_CTRL0_TMRA0CLR_M 0x00000800
#define AM_REG_CTIMER_CTRL0_TMRA0CLR(n) (((uint32_t)(n) << 11) & 0x00000800)
#define AM_REG_CTIMER_CTRL0_TMRA0CLR_RUN 0x00000000
#define AM_REG_CTIMER_CTRL0_TMRA0CLR_CLEAR 0x00000800
// Counter/Timer A0 Interrupt Enable bit based on COMPR1.
#define AM_REG_CTIMER_CTRL0_TMRA0IE1_S 10
#define AM_REG_CTIMER_CTRL0_TMRA0IE1_M 0x00000400
#define AM_REG_CTIMER_CTRL0_TMRA0IE1(n) (((uint32_t)(n) << 10) & 0x00000400)
#define AM_REG_CTIMER_CTRL0_TMRA0IE1_DIS 0x00000000
#define AM_REG_CTIMER_CTRL0_TMRA0IE1_EN 0x00000400
// Counter/Timer A0 Interrupt Enable bit based on COMPR0.
#define AM_REG_CTIMER_CTRL0_TMRA0IE0_S 9
#define AM_REG_CTIMER_CTRL0_TMRA0IE0_M 0x00000200
#define AM_REG_CTIMER_CTRL0_TMRA0IE0(n) (((uint32_t)(n) << 9) & 0x00000200)
#define AM_REG_CTIMER_CTRL0_TMRA0IE0_DIS 0x00000000
#define AM_REG_CTIMER_CTRL0_TMRA0IE0_EN 0x00000200
// Counter/Timer A0 Function Select.
#define AM_REG_CTIMER_CTRL0_TMRA0FN_S 6
#define AM_REG_CTIMER_CTRL0_TMRA0FN_M 0x000001C0
#define AM_REG_CTIMER_CTRL0_TMRA0FN(n) (((uint32_t)(n) << 6) & 0x000001C0)
#define AM_REG_CTIMER_CTRL0_TMRA0FN_SINGLECOUNT 0x00000000
#define AM_REG_CTIMER_CTRL0_TMRA0FN_REPEATEDCOUNT 0x00000040
#define AM_REG_CTIMER_CTRL0_TMRA0FN_PULSE_ONCE 0x00000080
#define AM_REG_CTIMER_CTRL0_TMRA0FN_PULSE_CONT 0x000000C0
#define AM_REG_CTIMER_CTRL0_TMRA0FN_CONTINUOUS 0x00000100
// Counter/Timer A0 Clock Select.
#define AM_REG_CTIMER_CTRL0_TMRA0CLK_S 1
#define AM_REG_CTIMER_CTRL0_TMRA0CLK_M 0x0000003E
#define AM_REG_CTIMER_CTRL0_TMRA0CLK(n) (((uint32_t)(n) << 1) & 0x0000003E)
#define AM_REG_CTIMER_CTRL0_TMRA0CLK_TMRPIN 0x00000000
#define AM_REG_CTIMER_CTRL0_TMRA0CLK_HFRC_DIV4 0x00000002
#define AM_REG_CTIMER_CTRL0_TMRA0CLK_HFRC_DIV16 0x00000004
#define AM_REG_CTIMER_CTRL0_TMRA0CLK_HFRC_DIV256 0x00000006
#define AM_REG_CTIMER_CTRL0_TMRA0CLK_HFRC_DIV1024 0x00000008
#define AM_REG_CTIMER_CTRL0_TMRA0CLK_HFRC_DIV4K 0x0000000A
#define AM_REG_CTIMER_CTRL0_TMRA0CLK_XT 0x0000000C
#define AM_REG_CTIMER_CTRL0_TMRA0CLK_XT_DIV2 0x0000000E
#define AM_REG_CTIMER_CTRL0_TMRA0CLK_XT_DIV16 0x00000010
#define AM_REG_CTIMER_CTRL0_TMRA0CLK_XT_DIV256 0x00000012
#define AM_REG_CTIMER_CTRL0_TMRA0CLK_LFRC_DIV2 0x00000014
#define AM_REG_CTIMER_CTRL0_TMRA0CLK_LFRC_DIV32 0x00000016
#define AM_REG_CTIMER_CTRL0_TMRA0CLK_LFRC_DIV1K 0x00000018
#define AM_REG_CTIMER_CTRL0_TMRA0CLK_LFRC 0x0000001A
#define AM_REG_CTIMER_CTRL0_TMRA0CLK_RTC_100HZ 0x0000001C
#define AM_REG_CTIMER_CTRL0_TMRA0CLK_HCLK_DIV4 0x0000001E
#define AM_REG_CTIMER_CTRL0_TMRA0CLK_BUCKA 0x00000020
// Counter/Timer A0 Enable bit.
#define AM_REG_CTIMER_CTRL0_TMRA0EN_S 0
#define AM_REG_CTIMER_CTRL0_TMRA0EN_M 0x00000001
#define AM_REG_CTIMER_CTRL0_TMRA0EN(n) (((uint32_t)(n) << 0) & 0x00000001)
#define AM_REG_CTIMER_CTRL0_TMRA0EN_DIS 0x00000000
#define AM_REG_CTIMER_CTRL0_TMRA0EN_EN 0x00000001
//*****************************************************************************
//
// CTIMER_TMR1 - Counter/Timer Register
//
//*****************************************************************************
// Counter/Timer B1.
#define AM_REG_CTIMER_TMR1_CTTMRB1_S 16
#define AM_REG_CTIMER_TMR1_CTTMRB1_M 0xFFFF0000
#define AM_REG_CTIMER_TMR1_CTTMRB1(n) (((uint32_t)(n) << 16) & 0xFFFF0000)
// Counter/Timer A1.
#define AM_REG_CTIMER_TMR1_CTTMRA1_S 0
#define AM_REG_CTIMER_TMR1_CTTMRA1_M 0x0000FFFF
#define AM_REG_CTIMER_TMR1_CTTMRA1(n) (((uint32_t)(n) << 0) & 0x0000FFFF)
//*****************************************************************************
//
// CTIMER_CMPRA1 - Counter/Timer A1 Compare Registers
//
//*****************************************************************************
// Counter/Timer A1 Compare Register 1.
#define AM_REG_CTIMER_CMPRA1_CMPR1A1_S 16
#define AM_REG_CTIMER_CMPRA1_CMPR1A1_M 0xFFFF0000
#define AM_REG_CTIMER_CMPRA1_CMPR1A1(n) (((uint32_t)(n) << 16) & 0xFFFF0000)
// Counter/Timer A1 Compare Register 0.
#define AM_REG_CTIMER_CMPRA1_CMPR0A1_S 0
#define AM_REG_CTIMER_CMPRA1_CMPR0A1_M 0x0000FFFF
#define AM_REG_CTIMER_CMPRA1_CMPR0A1(n) (((uint32_t)(n) << 0) & 0x0000FFFF)
//*****************************************************************************
//
// CTIMER_CMPRB1 - Counter/Timer B1 Compare Registers
//
//*****************************************************************************
// Counter/Timer B1 Compare Register 1.
#define AM_REG_CTIMER_CMPRB1_CMPR1B1_S 16
#define AM_REG_CTIMER_CMPRB1_CMPR1B1_M 0xFFFF0000
#define AM_REG_CTIMER_CMPRB1_CMPR1B1(n) (((uint32_t)(n) << 16) & 0xFFFF0000)
// Counter/Timer B1 Compare Register 0.
#define AM_REG_CTIMER_CMPRB1_CMPR0B1_S 0
#define AM_REG_CTIMER_CMPRB1_CMPR0B1_M 0x0000FFFF
#define AM_REG_CTIMER_CMPRB1_CMPR0B1(n) (((uint32_t)(n) << 0) & 0x0000FFFF)
//*****************************************************************************
//
// CTIMER_CTRL1 - Counter/Timer Control
//
//*****************************************************************************
// Counter/Timer A1/B1 Link bit.
#define AM_REG_CTIMER_CTRL1_CTLINK1_S 31
#define AM_REG_CTIMER_CTRL1_CTLINK1_M 0x80000000
#define AM_REG_CTIMER_CTRL1_CTLINK1(n) (((uint32_t)(n) << 31) & 0x80000000)
#define AM_REG_CTIMER_CTRL1_CTLINK1_TWO_16BIT_TIMERS 0x00000000
#define AM_REG_CTIMER_CTRL1_CTLINK1_32BIT_TIMER 0x80000000
// Counter/Timer B1 Output Enable bit.
#define AM_REG_CTIMER_CTRL1_TMRB1PE_S 29
#define AM_REG_CTIMER_CTRL1_TMRB1PE_M 0x20000000
#define AM_REG_CTIMER_CTRL1_TMRB1PE(n) (((uint32_t)(n) << 29) & 0x20000000)
#define AM_REG_CTIMER_CTRL1_TMRB1PE_DIS 0x00000000
#define AM_REG_CTIMER_CTRL1_TMRB1PE_EN 0x20000000
// Counter/Timer B1 output polarity.
#define AM_REG_CTIMER_CTRL1_TMRB1POL_S 28
#define AM_REG_CTIMER_CTRL1_TMRB1POL_M 0x10000000
#define AM_REG_CTIMER_CTRL1_TMRB1POL(n) (((uint32_t)(n) << 28) & 0x10000000)
#define AM_REG_CTIMER_CTRL1_TMRB1POL_NORMAL 0x00000000
#define AM_REG_CTIMER_CTRL1_TMRB1POL_INVERTED 0x10000000
// Counter/Timer B1 Clear bit.
#define AM_REG_CTIMER_CTRL1_TMRB1CLR_S 27
#define AM_REG_CTIMER_CTRL1_TMRB1CLR_M 0x08000000
#define AM_REG_CTIMER_CTRL1_TMRB1CLR(n) (((uint32_t)(n) << 27) & 0x08000000)
#define AM_REG_CTIMER_CTRL1_TMRB1CLR_RUN 0x00000000
#define AM_REG_CTIMER_CTRL1_TMRB1CLR_CLEAR 0x08000000
// Counter/Timer B1 Interrupt Enable bit for COMPR1.
#define AM_REG_CTIMER_CTRL1_TMRB1IE1_S 26
#define AM_REG_CTIMER_CTRL1_TMRB1IE1_M 0x04000000
#define AM_REG_CTIMER_CTRL1_TMRB1IE1(n) (((uint32_t)(n) << 26) & 0x04000000)
#define AM_REG_CTIMER_CTRL1_TMRB1IE1_DIS 0x00000000
#define AM_REG_CTIMER_CTRL1_TMRB1IE1_EN 0x04000000
// Counter/Timer B1 Interrupt Enable bit for COMPR0.
#define AM_REG_CTIMER_CTRL1_TMRB1IE0_S 25
#define AM_REG_CTIMER_CTRL1_TMRB1IE0_M 0x02000000
#define AM_REG_CTIMER_CTRL1_TMRB1IE0(n) (((uint32_t)(n) << 25) & 0x02000000)
#define AM_REG_CTIMER_CTRL1_TMRB1IE0_DIS 0x00000000
#define AM_REG_CTIMER_CTRL1_TMRB1IE0_EN 0x02000000
// Counter/Timer B1 Function Select.
#define AM_REG_CTIMER_CTRL1_TMRB1FN_S 22
#define AM_REG_CTIMER_CTRL1_TMRB1FN_M 0x01C00000
#define AM_REG_CTIMER_CTRL1_TMRB1FN(n) (((uint32_t)(n) << 22) & 0x01C00000)
#define AM_REG_CTIMER_CTRL1_TMRB1FN_SINGLECOUNT 0x00000000
#define AM_REG_CTIMER_CTRL1_TMRB1FN_REPEATEDCOUNT 0x00400000
#define AM_REG_CTIMER_CTRL1_TMRB1FN_PULSE_ONCE 0x00800000
#define AM_REG_CTIMER_CTRL1_TMRB1FN_PULSE_CONT 0x00C00000
#define AM_REG_CTIMER_CTRL1_TMRB1FN_CONTINUOUS 0x01000000
// Counter/Timer B1 Clock Select.
#define AM_REG_CTIMER_CTRL1_TMRB1CLK_S 17
#define AM_REG_CTIMER_CTRL1_TMRB1CLK_M 0x003E0000
#define AM_REG_CTIMER_CTRL1_TMRB1CLK(n) (((uint32_t)(n) << 17) & 0x003E0000)
#define AM_REG_CTIMER_CTRL1_TMRB1CLK_TMRPIN 0x00000000
#define AM_REG_CTIMER_CTRL1_TMRB1CLK_HFRC_DIV4 0x00020000
#define AM_REG_CTIMER_CTRL1_TMRB1CLK_HFRC_DIV16 0x00040000
#define AM_REG_CTIMER_CTRL1_TMRB1CLK_HFRC_DIV256 0x00060000
#define AM_REG_CTIMER_CTRL1_TMRB1CLK_HFRC_DIV1024 0x00080000
#define AM_REG_CTIMER_CTRL1_TMRB1CLK_HFRC_DIV4K 0x000A0000
#define AM_REG_CTIMER_CTRL1_TMRB1CLK_XT 0x000C0000
#define AM_REG_CTIMER_CTRL1_TMRB1CLK_XT_DIV2 0x000E0000
#define AM_REG_CTIMER_CTRL1_TMRB1CLK_XT_DIV16 0x00100000
#define AM_REG_CTIMER_CTRL1_TMRB1CLK_XT_DIV256 0x00120000
#define AM_REG_CTIMER_CTRL1_TMRB1CLK_LFRC_DIV2 0x00140000
#define AM_REG_CTIMER_CTRL1_TMRB1CLK_LFRC_DIV32 0x00160000
#define AM_REG_CTIMER_CTRL1_TMRB1CLK_LFRC_DIV1K 0x00180000
#define AM_REG_CTIMER_CTRL1_TMRB1CLK_LFRC 0x001A0000
#define AM_REG_CTIMER_CTRL1_TMRB1CLK_RTC_100HZ 0x001C0000
#define AM_REG_CTIMER_CTRL1_TMRB1CLK_HCLK 0x001E0000
#define AM_REG_CTIMER_CTRL1_TMRB1CLK_BUCKB 0x00200000
// Counter/Timer B1 Enable bit.
#define AM_REG_CTIMER_CTRL1_TMRB1EN_S 16
#define AM_REG_CTIMER_CTRL1_TMRB1EN_M 0x00010000
#define AM_REG_CTIMER_CTRL1_TMRB1EN(n) (((uint32_t)(n) << 16) & 0x00010000)
#define AM_REG_CTIMER_CTRL1_TMRB1EN_DIS 0x00000000
#define AM_REG_CTIMER_CTRL1_TMRB1EN_EN 0x00010000
// Counter/Timer A1 Output Enable bit.
#define AM_REG_CTIMER_CTRL1_TMRA1PE_S 13
#define AM_REG_CTIMER_CTRL1_TMRA1PE_M 0x00002000
#define AM_REG_CTIMER_CTRL1_TMRA1PE(n) (((uint32_t)(n) << 13) & 0x00002000)
#define AM_REG_CTIMER_CTRL1_TMRA1PE_DIS 0x00000000
#define AM_REG_CTIMER_CTRL1_TMRA1PE_EN 0x00002000
// Counter/Timer A1 output polarity.
#define AM_REG_CTIMER_CTRL1_TMRA1POL_S 12
#define AM_REG_CTIMER_CTRL1_TMRA1POL_M 0x00001000
#define AM_REG_CTIMER_CTRL1_TMRA1POL(n) (((uint32_t)(n) << 12) & 0x00001000)
#define AM_REG_CTIMER_CTRL1_TMRA1POL_NORMAL 0x00000000
#define AM_REG_CTIMER_CTRL1_TMRA1POL_INVERTED 0x00001000
// Counter/Timer A1 Clear bit.
#define AM_REG_CTIMER_CTRL1_TMRA1CLR_S 11
#define AM_REG_CTIMER_CTRL1_TMRA1CLR_M 0x00000800
#define AM_REG_CTIMER_CTRL1_TMRA1CLR(n) (((uint32_t)(n) << 11) & 0x00000800)
#define AM_REG_CTIMER_CTRL1_TMRA1CLR_RUN 0x00000000
#define AM_REG_CTIMER_CTRL1_TMRA1CLR_CLEAR 0x00000800
// Counter/Timer A1 Interrupt Enable bit based on COMPR1.
#define AM_REG_CTIMER_CTRL1_TMRA1IE1_S 10
#define AM_REG_CTIMER_CTRL1_TMRA1IE1_M 0x00000400
#define AM_REG_CTIMER_CTRL1_TMRA1IE1(n) (((uint32_t)(n) << 10) & 0x00000400)
#define AM_REG_CTIMER_CTRL1_TMRA1IE1_DIS 0x00000000
#define AM_REG_CTIMER_CTRL1_TMRA1IE1_EN 0x00000400
// Counter/Timer A1 Interrupt Enable bit based on COMPR0.
#define AM_REG_CTIMER_CTRL1_TMRA1IE0_S 9
#define AM_REG_CTIMER_CTRL1_TMRA1IE0_M 0x00000200
#define AM_REG_CTIMER_CTRL1_TMRA1IE0(n) (((uint32_t)(n) << 9) & 0x00000200)
#define AM_REG_CTIMER_CTRL1_TMRA1IE0_DIS 0x00000000
#define AM_REG_CTIMER_CTRL1_TMRA1IE0_EN 0x00000200
// Counter/Timer A1 Function Select.
#define AM_REG_CTIMER_CTRL1_TMRA1FN_S 6
#define AM_REG_CTIMER_CTRL1_TMRA1FN_M 0x000001C0
#define AM_REG_CTIMER_CTRL1_TMRA1FN(n) (((uint32_t)(n) << 6) & 0x000001C0)
#define AM_REG_CTIMER_CTRL1_TMRA1FN_SINGLECOUNT 0x00000000
#define AM_REG_CTIMER_CTRL1_TMRA1FN_REPEATEDCOUNT 0x00000040
#define AM_REG_CTIMER_CTRL1_TMRA1FN_PULSE_ONCE 0x00000080
#define AM_REG_CTIMER_CTRL1_TMRA1FN_PULSE_CONT 0x000000C0
#define AM_REG_CTIMER_CTRL1_TMRA1FN_CONTINUOUS 0x00000100
// Counter/Timer A1 Clock Select.
#define AM_REG_CTIMER_CTRL1_TMRA1CLK_S 1
#define AM_REG_CTIMER_CTRL1_TMRA1CLK_M 0x0000003E
#define AM_REG_CTIMER_CTRL1_TMRA1CLK(n) (((uint32_t)(n) << 1) & 0x0000003E)
#define AM_REG_CTIMER_CTRL1_TMRA1CLK_TMRPIN 0x00000000
#define AM_REG_CTIMER_CTRL1_TMRA1CLK_HFRC_DIV4 0x00000002
#define AM_REG_CTIMER_CTRL1_TMRA1CLK_HFRC_DIV16 0x00000004
#define AM_REG_CTIMER_CTRL1_TMRA1CLK_HFRC_DIV256 0x00000006
#define AM_REG_CTIMER_CTRL1_TMRA1CLK_HFRC_DIV1024 0x00000008
#define AM_REG_CTIMER_CTRL1_TMRA1CLK_HFRC_DIV4K 0x0000000A
#define AM_REG_CTIMER_CTRL1_TMRA1CLK_XT 0x0000000C
#define AM_REG_CTIMER_CTRL1_TMRA1CLK_XT_DIV2 0x0000000E
#define AM_REG_CTIMER_CTRL1_TMRA1CLK_XT_DIV16 0x00000010
#define AM_REG_CTIMER_CTRL1_TMRA1CLK_XT_DIV256 0x00000012
#define AM_REG_CTIMER_CTRL1_TMRA1CLK_LFRC_DIV2 0x00000014
#define AM_REG_CTIMER_CTRL1_TMRA1CLK_LFRC_DIV32 0x00000016
#define AM_REG_CTIMER_CTRL1_TMRA1CLK_LFRC_DIV1K 0x00000018
#define AM_REG_CTIMER_CTRL1_TMRA1CLK_LFRC 0x0000001A
#define AM_REG_CTIMER_CTRL1_TMRA1CLK_RTC_100HZ 0x0000001C
#define AM_REG_CTIMER_CTRL1_TMRA1CLK_HCLK 0x0000001E
#define AM_REG_CTIMER_CTRL1_TMRA1CLK_BUCKA 0x00000020
// Counter/Timer A1 Enable bit.
#define AM_REG_CTIMER_CTRL1_TMRA1EN_S 0
#define AM_REG_CTIMER_CTRL1_TMRA1EN_M 0x00000001
#define AM_REG_CTIMER_CTRL1_TMRA1EN(n) (((uint32_t)(n) << 0) & 0x00000001)
#define AM_REG_CTIMER_CTRL1_TMRA1EN_DIS 0x00000000
#define AM_REG_CTIMER_CTRL1_TMRA1EN_EN 0x00000001
//*****************************************************************************
//
// CTIMER_TMR2 - Counter/Timer Register
//
//*****************************************************************************
// Counter/Timer B2.
#define AM_REG_CTIMER_TMR2_CTTMRB2_S 16
#define AM_REG_CTIMER_TMR2_CTTMRB2_M 0xFFFF0000
#define AM_REG_CTIMER_TMR2_CTTMRB2(n) (((uint32_t)(n) << 16) & 0xFFFF0000)
// Counter/Timer A2.
#define AM_REG_CTIMER_TMR2_CTTMRA2_S 0
#define AM_REG_CTIMER_TMR2_CTTMRA2_M 0x0000FFFF
#define AM_REG_CTIMER_TMR2_CTTMRA2(n) (((uint32_t)(n) << 0) & 0x0000FFFF)
//*****************************************************************************
//
// CTIMER_CMPRA2 - Counter/Timer A2 Compare Registers
//
//*****************************************************************************
// Counter/Timer A2 Compare Register 1.
#define AM_REG_CTIMER_CMPRA2_CMPR1A2_S 16
#define AM_REG_CTIMER_CMPRA2_CMPR1A2_M 0xFFFF0000
#define AM_REG_CTIMER_CMPRA2_CMPR1A2(n) (((uint32_t)(n) << 16) & 0xFFFF0000)
// Counter/Timer A2 Compare Register 0.
#define AM_REG_CTIMER_CMPRA2_CMPR0A2_S 0
#define AM_REG_CTIMER_CMPRA2_CMPR0A2_M 0x0000FFFF
#define AM_REG_CTIMER_CMPRA2_CMPR0A2(n) (((uint32_t)(n) << 0) & 0x0000FFFF)
//*****************************************************************************
//
// CTIMER_CMPRB2 - Counter/Timer B2 Compare Registers
//
//*****************************************************************************
// Counter/Timer B2 Compare Register 1.
#define AM_REG_CTIMER_CMPRB2_CMPR1B2_S 16
#define AM_REG_CTIMER_CMPRB2_CMPR1B2_M 0xFFFF0000
#define AM_REG_CTIMER_CMPRB2_CMPR1B2(n) (((uint32_t)(n) << 16) & 0xFFFF0000)
// Counter/Timer B2 Compare Register 0.
#define AM_REG_CTIMER_CMPRB2_CMPR0B2_S 0
#define AM_REG_CTIMER_CMPRB2_CMPR0B2_M 0x0000FFFF
#define AM_REG_CTIMER_CMPRB2_CMPR0B2(n) (((uint32_t)(n) << 0) & 0x0000FFFF)
//*****************************************************************************
//
// CTIMER_CTRL2 - Counter/Timer Control
//
//*****************************************************************************
// Counter/Timer A2/B2 Link bit.
#define AM_REG_CTIMER_CTRL2_CTLINK2_S 31
#define AM_REG_CTIMER_CTRL2_CTLINK2_M 0x80000000
#define AM_REG_CTIMER_CTRL2_CTLINK2(n) (((uint32_t)(n) << 31) & 0x80000000)
#define AM_REG_CTIMER_CTRL2_CTLINK2_TWO_16BIT_TIMERS 0x00000000
#define AM_REG_CTIMER_CTRL2_CTLINK2_32BIT_TIMER 0x80000000
// Counter/Timer B2 Output Enable bit.
#define AM_REG_CTIMER_CTRL2_TMRB2PE_S 29
#define AM_REG_CTIMER_CTRL2_TMRB2PE_M 0x20000000
#define AM_REG_CTIMER_CTRL2_TMRB2PE(n) (((uint32_t)(n) << 29) & 0x20000000)
#define AM_REG_CTIMER_CTRL2_TMRB2PE_DIS 0x00000000
#define AM_REG_CTIMER_CTRL2_TMRB2PE_EN 0x20000000
// Counter/Timer B2 output polarity.
#define AM_REG_CTIMER_CTRL2_TMRB2POL_S 28
#define AM_REG_CTIMER_CTRL2_TMRB2POL_M 0x10000000
#define AM_REG_CTIMER_CTRL2_TMRB2POL(n) (((uint32_t)(n) << 28) & 0x10000000)
#define AM_REG_CTIMER_CTRL2_TMRB2POL_NORMAL 0x00000000
#define AM_REG_CTIMER_CTRL2_TMRB2POL_INVERTED 0x10000000
// Counter/Timer B2 Clear bit.
#define AM_REG_CTIMER_CTRL2_TMRB2CLR_S 27
#define AM_REG_CTIMER_CTRL2_TMRB2CLR_M 0x08000000
#define AM_REG_CTIMER_CTRL2_TMRB2CLR(n) (((uint32_t)(n) << 27) & 0x08000000)
#define AM_REG_CTIMER_CTRL2_TMRB2CLR_RUN 0x00000000
#define AM_REG_CTIMER_CTRL2_TMRB2CLR_CLEAR 0x08000000
// Counter/Timer B2 Interrupt Enable bit for COMPR1.
#define AM_REG_CTIMER_CTRL2_TMRB2IE1_S 26
#define AM_REG_CTIMER_CTRL2_TMRB2IE1_M 0x04000000
#define AM_REG_CTIMER_CTRL2_TMRB2IE1(n) (((uint32_t)(n) << 26) & 0x04000000)
#define AM_REG_CTIMER_CTRL2_TMRB2IE1_DIS 0x00000000
#define AM_REG_CTIMER_CTRL2_TMRB2IE1_EN 0x04000000
// Counter/Timer B2 Interrupt Enable bit for COMPR0.
#define AM_REG_CTIMER_CTRL2_TMRB2IE0_S 25
#define AM_REG_CTIMER_CTRL2_TMRB2IE0_M 0x02000000
#define AM_REG_CTIMER_CTRL2_TMRB2IE0(n) (((uint32_t)(n) << 25) & 0x02000000)
#define AM_REG_CTIMER_CTRL2_TMRB2IE0_DIS 0x00000000
#define AM_REG_CTIMER_CTRL2_TMRB2IE0_EN 0x02000000
// Counter/Timer B2 Function Select.
#define AM_REG_CTIMER_CTRL2_TMRB2FN_S 22
#define AM_REG_CTIMER_CTRL2_TMRB2FN_M 0x01C00000
#define AM_REG_CTIMER_CTRL2_TMRB2FN(n) (((uint32_t)(n) << 22) & 0x01C00000)
#define AM_REG_CTIMER_CTRL2_TMRB2FN_SINGLECOUNT 0x00000000
#define AM_REG_CTIMER_CTRL2_TMRB2FN_REPEATEDCOUNT 0x00400000
#define AM_REG_CTIMER_CTRL2_TMRB2FN_PULSE_ONCE 0x00800000
#define AM_REG_CTIMER_CTRL2_TMRB2FN_PULSE_CONT 0x00C00000
#define AM_REG_CTIMER_CTRL2_TMRB2FN_CONTINUOUS 0x01000000
// Counter/Timer B2 Clock Select.
#define AM_REG_CTIMER_CTRL2_TMRB2CLK_S 17
#define AM_REG_CTIMER_CTRL2_TMRB2CLK_M 0x003E0000
#define AM_REG_CTIMER_CTRL2_TMRB2CLK(n) (((uint32_t)(n) << 17) & 0x003E0000)
#define AM_REG_CTIMER_CTRL2_TMRB2CLK_TMRPIN 0x00000000
#define AM_REG_CTIMER_CTRL2_TMRB2CLK_HFRC_DIV4 0x00020000
#define AM_REG_CTIMER_CTRL2_TMRB2CLK_HFRC_DIV16 0x00040000
#define AM_REG_CTIMER_CTRL2_TMRB2CLK_HFRC_DIV256 0x00060000
#define AM_REG_CTIMER_CTRL2_TMRB2CLK_HFRC_DIV1024 0x00080000
#define AM_REG_CTIMER_CTRL2_TMRB2CLK_HFRC_DIV4K 0x000A0000
#define AM_REG_CTIMER_CTRL2_TMRB2CLK_XT 0x000C0000
#define AM_REG_CTIMER_CTRL2_TMRB2CLK_XT_DIV2 0x000E0000
#define AM_REG_CTIMER_CTRL2_TMRB2CLK_XT_DIV16 0x00100000
#define AM_REG_CTIMER_CTRL2_TMRB2CLK_XT_DIV256 0x00120000
#define AM_REG_CTIMER_CTRL2_TMRB2CLK_LFRC_DIV2 0x00140000
#define AM_REG_CTIMER_CTRL2_TMRB2CLK_LFRC_DIV32 0x00160000
#define AM_REG_CTIMER_CTRL2_TMRB2CLK_LFRC_DIV1K 0x00180000
#define AM_REG_CTIMER_CTRL2_TMRB2CLK_LFRC 0x001A0000
#define AM_REG_CTIMER_CTRL2_TMRB2CLK_RTC_100HZ 0x001C0000
#define AM_REG_CTIMER_CTRL2_TMRB2CLK_HCLK 0x001E0000
#define AM_REG_CTIMER_CTRL2_TMRB2CLK_BUCKA 0x00200000
// Counter/Timer B2 Enable bit.
#define AM_REG_CTIMER_CTRL2_TMRB2EN_S 16
#define AM_REG_CTIMER_CTRL2_TMRB2EN_M 0x00010000
#define AM_REG_CTIMER_CTRL2_TMRB2EN(n) (((uint32_t)(n) << 16) & 0x00010000)
#define AM_REG_CTIMER_CTRL2_TMRB2EN_DIS 0x00000000
#define AM_REG_CTIMER_CTRL2_TMRB2EN_EN 0x00010000
// Counter/Timer A2 Output Enable bit.
#define AM_REG_CTIMER_CTRL2_TMRA2PE_S 13
#define AM_REG_CTIMER_CTRL2_TMRA2PE_M 0x00002000
#define AM_REG_CTIMER_CTRL2_TMRA2PE(n) (((uint32_t)(n) << 13) & 0x00002000)
#define AM_REG_CTIMER_CTRL2_TMRA2PE_DIS 0x00000000
#define AM_REG_CTIMER_CTRL2_TMRA2PE_EN 0x00002000
// Counter/Timer A2 output polarity.
#define AM_REG_CTIMER_CTRL2_TMRA2POL_S 12
#define AM_REG_CTIMER_CTRL2_TMRA2POL_M 0x00001000
#define AM_REG_CTIMER_CTRL2_TMRA2POL(n) (((uint32_t)(n) << 12) & 0x00001000)
#define AM_REG_CTIMER_CTRL2_TMRA2POL_NORMAL 0x00000000
#define AM_REG_CTIMER_CTRL2_TMRA2POL_INVERTED 0x00001000
// Counter/Timer A2 Clear bit.
#define AM_REG_CTIMER_CTRL2_TMRA2CLR_S 11
#define AM_REG_CTIMER_CTRL2_TMRA2CLR_M 0x00000800
#define AM_REG_CTIMER_CTRL2_TMRA2CLR(n) (((uint32_t)(n) << 11) & 0x00000800)
#define AM_REG_CTIMER_CTRL2_TMRA2CLR_RUN 0x00000000
#define AM_REG_CTIMER_CTRL2_TMRA2CLR_CLEAR 0x00000800
// Counter/Timer A2 Interrupt Enable bit based on COMPR1.
#define AM_REG_CTIMER_CTRL2_TMRA2IE1_S 10
#define AM_REG_CTIMER_CTRL2_TMRA2IE1_M 0x00000400
#define AM_REG_CTIMER_CTRL2_TMRA2IE1(n) (((uint32_t)(n) << 10) & 0x00000400)
#define AM_REG_CTIMER_CTRL2_TMRA2IE1_DIS 0x00000000
#define AM_REG_CTIMER_CTRL2_TMRA2IE1_EN 0x00000400
// Counter/Timer A2 Interrupt Enable bit based on COMPR0.
#define AM_REG_CTIMER_CTRL2_TMRA2IE0_S 9
#define AM_REG_CTIMER_CTRL2_TMRA2IE0_M 0x00000200
#define AM_REG_CTIMER_CTRL2_TMRA2IE0(n) (((uint32_t)(n) << 9) & 0x00000200)
#define AM_REG_CTIMER_CTRL2_TMRA2IE0_DIS 0x00000000
#define AM_REG_CTIMER_CTRL2_TMRA2IE0_EN 0x00000200
// Counter/Timer A2 Function Select.
#define AM_REG_CTIMER_CTRL2_TMRA2FN_S 6
#define AM_REG_CTIMER_CTRL2_TMRA2FN_M 0x000001C0
#define AM_REG_CTIMER_CTRL2_TMRA2FN(n) (((uint32_t)(n) << 6) & 0x000001C0)
#define AM_REG_CTIMER_CTRL2_TMRA2FN_SINGLECOUNT 0x00000000
#define AM_REG_CTIMER_CTRL2_TMRA2FN_REPEATEDCOUNT 0x00000040
#define AM_REG_CTIMER_CTRL2_TMRA2FN_PULSE_ONCE 0x00000080
#define AM_REG_CTIMER_CTRL2_TMRA2FN_PULSE_CONT 0x000000C0
#define AM_REG_CTIMER_CTRL2_TMRA2FN_CONTINUOUS 0x00000100
// Counter/Timer A2 Clock Select.
#define AM_REG_CTIMER_CTRL2_TMRA2CLK_S 1
#define AM_REG_CTIMER_CTRL2_TMRA2CLK_M 0x0000003E
#define AM_REG_CTIMER_CTRL2_TMRA2CLK(n) (((uint32_t)(n) << 1) & 0x0000003E)
#define AM_REG_CTIMER_CTRL2_TMRA2CLK_TMRPIN 0x00000000
#define AM_REG_CTIMER_CTRL2_TMRA2CLK_HFRC_DIV4 0x00000002
#define AM_REG_CTIMER_CTRL2_TMRA2CLK_HFRC_DIV16 0x00000004
#define AM_REG_CTIMER_CTRL2_TMRA2CLK_HFRC_DIV256 0x00000006
#define AM_REG_CTIMER_CTRL2_TMRA2CLK_HFRC_DIV1024 0x00000008
#define AM_REG_CTIMER_CTRL2_TMRA2CLK_HFRC_DIV4K 0x0000000A
#define AM_REG_CTIMER_CTRL2_TMRA2CLK_XT 0x0000000C
#define AM_REG_CTIMER_CTRL2_TMRA2CLK_XT_DIV2 0x0000000E
#define AM_REG_CTIMER_CTRL2_TMRA2CLK_XT_DIV16 0x00000010
#define AM_REG_CTIMER_CTRL2_TMRA2CLK_XT_DIV256 0x00000012
#define AM_REG_CTIMER_CTRL2_TMRA2CLK_LFRC_DIV2 0x00000014
#define AM_REG_CTIMER_CTRL2_TMRA2CLK_LFRC_DIV32 0x00000016
#define AM_REG_CTIMER_CTRL2_TMRA2CLK_LFRC_DIV1K 0x00000018
#define AM_REG_CTIMER_CTRL2_TMRA2CLK_LFRC 0x0000001A
#define AM_REG_CTIMER_CTRL2_TMRA2CLK_RTC_100HZ 0x0000001C
#define AM_REG_CTIMER_CTRL2_TMRA2CLK_HCLK 0x0000001E
#define AM_REG_CTIMER_CTRL2_TMRA2CLK_BUCKB 0x00000020
// Counter/Timer A2 Enable bit.
#define AM_REG_CTIMER_CTRL2_TMRA2EN_S 0
#define AM_REG_CTIMER_CTRL2_TMRA2EN_M 0x00000001
#define AM_REG_CTIMER_CTRL2_TMRA2EN(n) (((uint32_t)(n) << 0) & 0x00000001)
#define AM_REG_CTIMER_CTRL2_TMRA2EN_DIS 0x00000000
#define AM_REG_CTIMER_CTRL2_TMRA2EN_EN 0x00000001
//*****************************************************************************
//
// CTIMER_TMR3 - Counter/Timer Register
//
//*****************************************************************************
// Counter/Timer B3.
#define AM_REG_CTIMER_TMR3_CTTMRB3_S 16
#define AM_REG_CTIMER_TMR3_CTTMRB3_M 0xFFFF0000
#define AM_REG_CTIMER_TMR3_CTTMRB3(n) (((uint32_t)(n) << 16) & 0xFFFF0000)
// Counter/Timer A3.
#define AM_REG_CTIMER_TMR3_CTTMRA3_S 0
#define AM_REG_CTIMER_TMR3_CTTMRA3_M 0x0000FFFF
#define AM_REG_CTIMER_TMR3_CTTMRA3(n) (((uint32_t)(n) << 0) & 0x0000FFFF)
//*****************************************************************************
//
// CTIMER_CMPRA3 - Counter/Timer A3 Compare Registers
//
//*****************************************************************************
// Counter/Timer A3 Compare Register 1.
#define AM_REG_CTIMER_CMPRA3_CMPR1A3_S 16
#define AM_REG_CTIMER_CMPRA3_CMPR1A3_M 0xFFFF0000
#define AM_REG_CTIMER_CMPRA3_CMPR1A3(n) (((uint32_t)(n) << 16) & 0xFFFF0000)
// Counter/Timer A3 Compare Register 0.
#define AM_REG_CTIMER_CMPRA3_CMPR0A3_S 0
#define AM_REG_CTIMER_CMPRA3_CMPR0A3_M 0x0000FFFF
#define AM_REG_CTIMER_CMPRA3_CMPR0A3(n) (((uint32_t)(n) << 0) & 0x0000FFFF)
//*****************************************************************************
//
// CTIMER_CMPRB3 - Counter/Timer B3 Compare Registers
//
//*****************************************************************************
// Counter/Timer B3 Compare Register 1.
#define AM_REG_CTIMER_CMPRB3_CMPR1B3_S 16
#define AM_REG_CTIMER_CMPRB3_CMPR1B3_M 0xFFFF0000
#define AM_REG_CTIMER_CMPRB3_CMPR1B3(n) (((uint32_t)(n) << 16) & 0xFFFF0000)
// Counter/Timer B3 Compare Register 0.
#define AM_REG_CTIMER_CMPRB3_CMPR0B3_S 0
#define AM_REG_CTIMER_CMPRB3_CMPR0B3_M 0x0000FFFF
#define AM_REG_CTIMER_CMPRB3_CMPR0B3(n) (((uint32_t)(n) << 0) & 0x0000FFFF)
//*****************************************************************************
//
// CTIMER_CTRL3 - Counter/Timer Control
//
//*****************************************************************************
// Counter/Timer A3/B3 Link bit.
#define AM_REG_CTIMER_CTRL3_CTLINK3_S 31
#define AM_REG_CTIMER_CTRL3_CTLINK3_M 0x80000000
#define AM_REG_CTIMER_CTRL3_CTLINK3(n) (((uint32_t)(n) << 31) & 0x80000000)
#define AM_REG_CTIMER_CTRL3_CTLINK3_TWO_16BIT_TIMERS 0x00000000
#define AM_REG_CTIMER_CTRL3_CTLINK3_32BIT_TIMER 0x80000000
// Counter/Timer B3 Output Enable bit.
#define AM_REG_CTIMER_CTRL3_TMRB3PE_S 29
#define AM_REG_CTIMER_CTRL3_TMRB3PE_M 0x20000000
#define AM_REG_CTIMER_CTRL3_TMRB3PE(n) (((uint32_t)(n) << 29) & 0x20000000)
#define AM_REG_CTIMER_CTRL3_TMRB3PE_DIS 0x00000000
#define AM_REG_CTIMER_CTRL3_TMRB3PE_EN 0x20000000
// Counter/Timer B3 output polarity.
#define AM_REG_CTIMER_CTRL3_TMRB3POL_S 28
#define AM_REG_CTIMER_CTRL3_TMRB3POL_M 0x10000000
#define AM_REG_CTIMER_CTRL3_TMRB3POL(n) (((uint32_t)(n) << 28) & 0x10000000)
#define AM_REG_CTIMER_CTRL3_TMRB3POL_NORMAL 0x00000000
#define AM_REG_CTIMER_CTRL3_TMRB3POL_INVERTED 0x10000000
// Counter/Timer B3 Clear bit.
#define AM_REG_CTIMER_CTRL3_TMRB3CLR_S 27
#define AM_REG_CTIMER_CTRL3_TMRB3CLR_M 0x08000000
#define AM_REG_CTIMER_CTRL3_TMRB3CLR(n) (((uint32_t)(n) << 27) & 0x08000000)
#define AM_REG_CTIMER_CTRL3_TMRB3CLR_RUN 0x00000000
#define AM_REG_CTIMER_CTRL3_TMRB3CLR_CLEAR 0x08000000
// Counter/Timer B3 Interrupt Enable bit for COMPR1.
#define AM_REG_CTIMER_CTRL3_TMRB3IE1_S 26
#define AM_REG_CTIMER_CTRL3_TMRB3IE1_M 0x04000000
#define AM_REG_CTIMER_CTRL3_TMRB3IE1(n) (((uint32_t)(n) << 26) & 0x04000000)
#define AM_REG_CTIMER_CTRL3_TMRB3IE1_DIS 0x00000000
#define AM_REG_CTIMER_CTRL3_TMRB3IE1_EN 0x04000000
// Counter/Timer B3 Interrupt Enable bit for COMPR0.
#define AM_REG_CTIMER_CTRL3_TMRB3IE0_S 25
#define AM_REG_CTIMER_CTRL3_TMRB3IE0_M 0x02000000
#define AM_REG_CTIMER_CTRL3_TMRB3IE0(n) (((uint32_t)(n) << 25) & 0x02000000)
#define AM_REG_CTIMER_CTRL3_TMRB3IE0_DIS 0x00000000
#define AM_REG_CTIMER_CTRL3_TMRB3IE0_EN 0x02000000
// Counter/Timer B3 Function Select.
#define AM_REG_CTIMER_CTRL3_TMRB3FN_S 22
#define AM_REG_CTIMER_CTRL3_TMRB3FN_M 0x01C00000
#define AM_REG_CTIMER_CTRL3_TMRB3FN(n) (((uint32_t)(n) << 22) & 0x01C00000)
#define AM_REG_CTIMER_CTRL3_TMRB3FN_SINGLECOUNT 0x00000000
#define AM_REG_CTIMER_CTRL3_TMRB3FN_REPEATEDCOUNT 0x00400000
#define AM_REG_CTIMER_CTRL3_TMRB3FN_PULSE_ONCE 0x00800000
#define AM_REG_CTIMER_CTRL3_TMRB3FN_PULSE_CONT 0x00C00000
#define AM_REG_CTIMER_CTRL3_TMRB3FN_CONTINUOUS 0x01000000
// Counter/Timer B3 Clock Select.
#define AM_REG_CTIMER_CTRL3_TMRB3CLK_S 17
#define AM_REG_CTIMER_CTRL3_TMRB3CLK_M 0x003E0000
#define AM_REG_CTIMER_CTRL3_TMRB3CLK(n) (((uint32_t)(n) << 17) & 0x003E0000)
#define AM_REG_CTIMER_CTRL3_TMRB3CLK_TMRPIN 0x00000000
#define AM_REG_CTIMER_CTRL3_TMRB3CLK_HFRC_DIV4 0x00020000
#define AM_REG_CTIMER_CTRL3_TMRB3CLK_HFRC_DIV16 0x00040000
#define AM_REG_CTIMER_CTRL3_TMRB3CLK_HFRC_DIV256 0x00060000
#define AM_REG_CTIMER_CTRL3_TMRB3CLK_HFRC_DIV1024 0x00080000
#define AM_REG_CTIMER_CTRL3_TMRB3CLK_HFRC_DIV4K 0x000A0000
#define AM_REG_CTIMER_CTRL3_TMRB3CLK_XT 0x000C0000
#define AM_REG_CTIMER_CTRL3_TMRB3CLK_XT_DIV2 0x000E0000
#define AM_REG_CTIMER_CTRL3_TMRB3CLK_XT_DIV16 0x00100000
#define AM_REG_CTIMER_CTRL3_TMRB3CLK_XT_DIV256 0x00120000
#define AM_REG_CTIMER_CTRL3_TMRB3CLK_LFRC_DIV2 0x00140000
#define AM_REG_CTIMER_CTRL3_TMRB3CLK_LFRC_DIV32 0x00160000
#define AM_REG_CTIMER_CTRL3_TMRB3CLK_LFRC_DIV1K 0x00180000
#define AM_REG_CTIMER_CTRL3_TMRB3CLK_LFRC 0x001A0000
#define AM_REG_CTIMER_CTRL3_TMRB3CLK_RTC_100HZ 0x001C0000
#define AM_REG_CTIMER_CTRL3_TMRB3CLK_HCLK 0x001E0000
#define AM_REG_CTIMER_CTRL3_TMRB3CLK_BUCKA 0x00200000
// Counter/Timer B3 Enable bit.
#define AM_REG_CTIMER_CTRL3_TMRB3EN_S 16
#define AM_REG_CTIMER_CTRL3_TMRB3EN_M 0x00010000
#define AM_REG_CTIMER_CTRL3_TMRB3EN(n) (((uint32_t)(n) << 16) & 0x00010000)
#define AM_REG_CTIMER_CTRL3_TMRB3EN_DIS 0x00000000
#define AM_REG_CTIMER_CTRL3_TMRB3EN_EN 0x00010000
// Special Timer A3 enable for ADC function.
#define AM_REG_CTIMER_CTRL3_ADCEN_S 15
#define AM_REG_CTIMER_CTRL3_ADCEN_M 0x00008000
#define AM_REG_CTIMER_CTRL3_ADCEN(n) (((uint32_t)(n) << 15) & 0x00008000)
// Counter/Timer A3 Output Enable bit.
#define AM_REG_CTIMER_CTRL3_TMRA3PE_S 13
#define AM_REG_CTIMER_CTRL3_TMRA3PE_M 0x00002000
#define AM_REG_CTIMER_CTRL3_TMRA3PE(n) (((uint32_t)(n) << 13) & 0x00002000)
#define AM_REG_CTIMER_CTRL3_TMRA3PE_DIS 0x00000000
#define AM_REG_CTIMER_CTRL3_TMRA3PE_EN 0x00002000
// Counter/Timer A3 output polarity.
#define AM_REG_CTIMER_CTRL3_TMRA3POL_S 12
#define AM_REG_CTIMER_CTRL3_TMRA3POL_M 0x00001000
#define AM_REG_CTIMER_CTRL3_TMRA3POL(n) (((uint32_t)(n) << 12) & 0x00001000)
#define AM_REG_CTIMER_CTRL3_TMRA3POL_NORMAL 0x00000000
#define AM_REG_CTIMER_CTRL3_TMRA3POL_INVERTED 0x00001000
// Counter/Timer A3 Clear bit.
#define AM_REG_CTIMER_CTRL3_TMRA3CLR_S 11
#define AM_REG_CTIMER_CTRL3_TMRA3CLR_M 0x00000800
#define AM_REG_CTIMER_CTRL3_TMRA3CLR(n) (((uint32_t)(n) << 11) & 0x00000800)
#define AM_REG_CTIMER_CTRL3_TMRA3CLR_RUN 0x00000000
#define AM_REG_CTIMER_CTRL3_TMRA3CLR_CLEAR 0x00000800
// Counter/Timer A3 Interrupt Enable bit based on COMPR1.
#define AM_REG_CTIMER_CTRL3_TMRA3IE1_S 10
#define AM_REG_CTIMER_CTRL3_TMRA3IE1_M 0x00000400
#define AM_REG_CTIMER_CTRL3_TMRA3IE1(n) (((uint32_t)(n) << 10) & 0x00000400)
#define AM_REG_CTIMER_CTRL3_TMRA3IE1_DIS 0x00000000
#define AM_REG_CTIMER_CTRL3_TMRA3IE1_EN 0x00000400
// Counter/Timer A3 Interrupt Enable bit based on COMPR0.
#define AM_REG_CTIMER_CTRL3_TMRA3IE0_S 9
#define AM_REG_CTIMER_CTRL3_TMRA3IE0_M 0x00000200
#define AM_REG_CTIMER_CTRL3_TMRA3IE0(n) (((uint32_t)(n) << 9) & 0x00000200)
#define AM_REG_CTIMER_CTRL3_TMRA3IE0_DIS 0x00000000
#define AM_REG_CTIMER_CTRL3_TMRA3IE0_EN 0x00000200
// Counter/Timer A3 Function Select.
#define AM_REG_CTIMER_CTRL3_TMRA3FN_S 6
#define AM_REG_CTIMER_CTRL3_TMRA3FN_M 0x000001C0
#define AM_REG_CTIMER_CTRL3_TMRA3FN(n) (((uint32_t)(n) << 6) & 0x000001C0)
#define AM_REG_CTIMER_CTRL3_TMRA3FN_SINGLECOUNT 0x00000000
#define AM_REG_CTIMER_CTRL3_TMRA3FN_REPEATEDCOUNT 0x00000040
#define AM_REG_CTIMER_CTRL3_TMRA3FN_PULSE_ONCE 0x00000080
#define AM_REG_CTIMER_CTRL3_TMRA3FN_PULSE_CONT 0x000000C0
#define AM_REG_CTIMER_CTRL3_TMRA3FN_CONTINUOUS 0x00000100
// Counter/Timer A3 Clock Select.
#define AM_REG_CTIMER_CTRL3_TMRA3CLK_S 1
#define AM_REG_CTIMER_CTRL3_TMRA3CLK_M 0x0000003E
#define AM_REG_CTIMER_CTRL3_TMRA3CLK(n) (((uint32_t)(n) << 1) & 0x0000003E)
#define AM_REG_CTIMER_CTRL3_TMRA3CLK_TMRPIN 0x00000000
#define AM_REG_CTIMER_CTRL3_TMRA3CLK_HFRC_DIV4 0x00000002
#define AM_REG_CTIMER_CTRL3_TMRA3CLK_HFRC_DIV16 0x00000004
#define AM_REG_CTIMER_CTRL3_TMRA3CLK_HFRC_DIV256 0x00000006
#define AM_REG_CTIMER_CTRL3_TMRA3CLK_HFRC_DIV1024 0x00000008
#define AM_REG_CTIMER_CTRL3_TMRA3CLK_HFRC_DIV4K 0x0000000A
#define AM_REG_CTIMER_CTRL3_TMRA3CLK_XT 0x0000000C
#define AM_REG_CTIMER_CTRL3_TMRA3CLK_XT_DIV2 0x0000000E
#define AM_REG_CTIMER_CTRL3_TMRA3CLK_XT_DIV16 0x00000010
#define AM_REG_CTIMER_CTRL3_TMRA3CLK_XT_DIV256 0x00000012
#define AM_REG_CTIMER_CTRL3_TMRA3CLK_LFRC_DIV2 0x00000014
#define AM_REG_CTIMER_CTRL3_TMRA3CLK_LFRC_DIV32 0x00000016
#define AM_REG_CTIMER_CTRL3_TMRA3CLK_LFRC_DIV1K 0x00000018
#define AM_REG_CTIMER_CTRL3_TMRA3CLK_LFRC 0x0000001A
#define AM_REG_CTIMER_CTRL3_TMRA3CLK_RTC_100HZ 0x0000001C
#define AM_REG_CTIMER_CTRL3_TMRA3CLK_HCLK 0x0000001E
#define AM_REG_CTIMER_CTRL3_TMRA3CLK_BUCKB 0x00000020
// Counter/Timer A3 Enable bit.
#define AM_REG_CTIMER_CTRL3_TMRA3EN_S 0
#define AM_REG_CTIMER_CTRL3_TMRA3EN_M 0x00000001
#define AM_REG_CTIMER_CTRL3_TMRA3EN(n) (((uint32_t)(n) << 0) & 0x00000001)
#define AM_REG_CTIMER_CTRL3_TMRA3EN_DIS 0x00000000
#define AM_REG_CTIMER_CTRL3_TMRA3EN_EN 0x00000001
//*****************************************************************************
//
// CTIMER_STCFG - Configuration Register
//
//*****************************************************************************
// Set this bit to one to freeze the clock input to the COUNTER register. Once
// frozen, the value can be safely written from the MCU. Unfreeze to resume.
#define AM_REG_CTIMER_STCFG_FREEZE_S 31
#define AM_REG_CTIMER_STCFG_FREEZE_M 0x80000000
#define AM_REG_CTIMER_STCFG_FREEZE(n) (((uint32_t)(n) << 31) & 0x80000000)
#define AM_REG_CTIMER_STCFG_FREEZE_THAW 0x00000000
#define AM_REG_CTIMER_STCFG_FREEZE_FREEZE 0x80000000
// Set this bit to one to clear the System Timer register. If this bit is set
// to '1', the system timer register will stay cleared. It needs to be set to
// '0' for the system timer to start running.
#define AM_REG_CTIMER_STCFG_CLEAR_S 30
#define AM_REG_CTIMER_STCFG_CLEAR_M 0x40000000
#define AM_REG_CTIMER_STCFG_CLEAR(n) (((uint32_t)(n) << 30) & 0x40000000)
#define AM_REG_CTIMER_STCFG_CLEAR_RUN 0x00000000
#define AM_REG_CTIMER_STCFG_CLEAR_CLEAR 0x40000000
// Selects whether compare is enabled for the corresponding SCMPR register. If
// compare is enabled, the interrupt status is set once the comparision is met.
#define AM_REG_CTIMER_STCFG_COMPARE_H_EN_S 15
#define AM_REG_CTIMER_STCFG_COMPARE_H_EN_M 0x00008000
#define AM_REG_CTIMER_STCFG_COMPARE_H_EN(n) (((uint32_t)(n) << 15) & 0x00008000)
#define AM_REG_CTIMER_STCFG_COMPARE_H_EN_DISABLE 0x00000000
#define AM_REG_CTIMER_STCFG_COMPARE_H_EN_ENABLE 0x00008000
// Selects whether compare is enabled for the corresponding SCMPR register. If
// compare is enabled, the interrupt status is set once the comparision is met.
#define AM_REG_CTIMER_STCFG_COMPARE_G_EN_S 14
#define AM_REG_CTIMER_STCFG_COMPARE_G_EN_M 0x00004000
#define AM_REG_CTIMER_STCFG_COMPARE_G_EN(n) (((uint32_t)(n) << 14) & 0x00004000)
#define AM_REG_CTIMER_STCFG_COMPARE_G_EN_DISABLE 0x00000000
#define AM_REG_CTIMER_STCFG_COMPARE_G_EN_ENABLE 0x00004000
// Selects whether compare is enabled for the corresponding SCMPR register. If
// compare is enabled, the interrupt status is set once the comparision is met.
#define AM_REG_CTIMER_STCFG_COMPARE_F_EN_S 13
#define AM_REG_CTIMER_STCFG_COMPARE_F_EN_M 0x00002000
#define AM_REG_CTIMER_STCFG_COMPARE_F_EN(n) (((uint32_t)(n) << 13) & 0x00002000)
#define AM_REG_CTIMER_STCFG_COMPARE_F_EN_DISABLE 0x00000000
#define AM_REG_CTIMER_STCFG_COMPARE_F_EN_ENABLE 0x00002000
// Selects whether compare is enabled for the corresponding SCMPR register. If
// compare is enabled, the interrupt status is set once the comparision is met.
#define AM_REG_CTIMER_STCFG_COMPARE_E_EN_S 12
#define AM_REG_CTIMER_STCFG_COMPARE_E_EN_M 0x00001000
#define AM_REG_CTIMER_STCFG_COMPARE_E_EN(n) (((uint32_t)(n) << 12) & 0x00001000)
#define AM_REG_CTIMER_STCFG_COMPARE_E_EN_DISABLE 0x00000000
#define AM_REG_CTIMER_STCFG_COMPARE_E_EN_ENABLE 0x00001000
// Selects whether compare is enabled for the corresponding SCMPR register. If
// compare is enabled, the interrupt status is set once the comparision is met.
#define AM_REG_CTIMER_STCFG_COMPARE_D_EN_S 11
#define AM_REG_CTIMER_STCFG_COMPARE_D_EN_M 0x00000800
#define AM_REG_CTIMER_STCFG_COMPARE_D_EN(n) (((uint32_t)(n) << 11) & 0x00000800)
#define AM_REG_CTIMER_STCFG_COMPARE_D_EN_DISABLE 0x00000000
#define AM_REG_CTIMER_STCFG_COMPARE_D_EN_ENABLE 0x00000800
// Selects whether compare is enabled for the corresponding SCMPR register. If
// compare is enabled, the interrupt status is set once the comparision is met.
#define AM_REG_CTIMER_STCFG_COMPARE_C_EN_S 10
#define AM_REG_CTIMER_STCFG_COMPARE_C_EN_M 0x00000400
#define AM_REG_CTIMER_STCFG_COMPARE_C_EN(n) (((uint32_t)(n) << 10) & 0x00000400)
#define AM_REG_CTIMER_STCFG_COMPARE_C_EN_DISABLE 0x00000000
#define AM_REG_CTIMER_STCFG_COMPARE_C_EN_ENABLE 0x00000400
// Selects whether compare is enabled for the corresponding SCMPR register. If
// compare is enabled, the interrupt status is set once the comparision is met.
#define AM_REG_CTIMER_STCFG_COMPARE_B_EN_S 9
#define AM_REG_CTIMER_STCFG_COMPARE_B_EN_M 0x00000200
#define AM_REG_CTIMER_STCFG_COMPARE_B_EN(n) (((uint32_t)(n) << 9) & 0x00000200)
#define AM_REG_CTIMER_STCFG_COMPARE_B_EN_DISABLE 0x00000000
#define AM_REG_CTIMER_STCFG_COMPARE_B_EN_ENABLE 0x00000200
// Selects whether compare is enabled for the corresponding SCMPR register. If
// compare is enabled, the interrupt status is set once the comparision is met.
#define AM_REG_CTIMER_STCFG_COMPARE_A_EN_S 8
#define AM_REG_CTIMER_STCFG_COMPARE_A_EN_M 0x00000100
#define AM_REG_CTIMER_STCFG_COMPARE_A_EN(n) (((uint32_t)(n) << 8) & 0x00000100)
#define AM_REG_CTIMER_STCFG_COMPARE_A_EN_DISABLE 0x00000000
#define AM_REG_CTIMER_STCFG_COMPARE_A_EN_ENABLE 0x00000100
// Selects an appropriate clock source and divider to use for the System Timer
// clock.
#define AM_REG_CTIMER_STCFG_CLKSEL_S 0
#define AM_REG_CTIMER_STCFG_CLKSEL_M 0x0000000F
#define AM_REG_CTIMER_STCFG_CLKSEL(n) (((uint32_t)(n) << 0) & 0x0000000F)
#define AM_REG_CTIMER_STCFG_CLKSEL_NOCLK 0x00000000
#define AM_REG_CTIMER_STCFG_CLKSEL_HFRC_DIV16 0x00000001
#define AM_REG_CTIMER_STCFG_CLKSEL_HFRC_DIV256 0x00000002
#define AM_REG_CTIMER_STCFG_CLKSEL_XTAL_DIV1 0x00000003
#define AM_REG_CTIMER_STCFG_CLKSEL_XTAL_DIV2 0x00000004
#define AM_REG_CTIMER_STCFG_CLKSEL_XTAL_DIV32 0x00000005
#define AM_REG_CTIMER_STCFG_CLKSEL_LFRC_DIV1 0x00000006
#define AM_REG_CTIMER_STCFG_CLKSEL_CTIMER0A 0x00000007
#define AM_REG_CTIMER_STCFG_CLKSEL_CTIMER0B 0x00000008
//*****************************************************************************
//
// CTIMER_STTMR - System Timer Count Register (Real Time Counter)
//
//*****************************************************************************
// Value of the 32-bit counter as it ticks over.
#define AM_REG_CTIMER_STTMR_VALUE_S 0
#define AM_REG_CTIMER_STTMR_VALUE_M 0xFFFFFFFF
#define AM_REG_CTIMER_STTMR_VALUE(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)
//*****************************************************************************
//
// CTIMER_CAPTURE_CONTROL - Capture Control Register
//
//*****************************************************************************
// Selects whether capture is enabled for the specified capture register.
#define AM_REG_CTIMER_CAPTURE_CONTROL_CAPTURE_D_S 3
#define AM_REG_CTIMER_CAPTURE_CONTROL_CAPTURE_D_M 0x00000008
#define AM_REG_CTIMER_CAPTURE_CONTROL_CAPTURE_D(n) (((uint32_t)(n) << 3) & 0x00000008)
#define AM_REG_CTIMER_CAPTURE_CONTROL_CAPTURE_D_DISABLE 0x00000000
#define AM_REG_CTIMER_CAPTURE_CONTROL_CAPTURE_D_ENABLE 0x00000008
// Selects whether capture is enabled for the specified capture register.
#define AM_REG_CTIMER_CAPTURE_CONTROL_CAPTURE_C_S 2
#define AM_REG_CTIMER_CAPTURE_CONTROL_CAPTURE_C_M 0x00000004
#define AM_REG_CTIMER_CAPTURE_CONTROL_CAPTURE_C(n) (((uint32_t)(n) << 2) & 0x00000004)
#define AM_REG_CTIMER_CAPTURE_CONTROL_CAPTURE_C_DISABLE 0x00000000
#define AM_REG_CTIMER_CAPTURE_CONTROL_CAPTURE_C_ENABLE 0x00000004
// Selects whether capture is enabled for the specified capture register.
#define AM_REG_CTIMER_CAPTURE_CONTROL_CAPTURE_B_S 1
#define AM_REG_CTIMER_CAPTURE_CONTROL_CAPTURE_B_M 0x00000002
#define AM_REG_CTIMER_CAPTURE_CONTROL_CAPTURE_B(n) (((uint32_t)(n) << 1) & 0x00000002)
#define AM_REG_CTIMER_CAPTURE_CONTROL_CAPTURE_B_DISABLE 0x00000000
#define AM_REG_CTIMER_CAPTURE_CONTROL_CAPTURE_B_ENABLE 0x00000002
// Selects whether capture is enabled for the specified capture register.
#define AM_REG_CTIMER_CAPTURE_CONTROL_CAPTURE_A_S 0
#define AM_REG_CTIMER_CAPTURE_CONTROL_CAPTURE_A_M 0x00000001
#define AM_REG_CTIMER_CAPTURE_CONTROL_CAPTURE_A(n) (((uint32_t)(n) << 0) & 0x00000001)
#define AM_REG_CTIMER_CAPTURE_CONTROL_CAPTURE_A_DISABLE 0x00000000
#define AM_REG_CTIMER_CAPTURE_CONTROL_CAPTURE_A_ENABLE 0x00000001
//*****************************************************************************
//
// CTIMER_SCMPR0 - Compare Register A
//
//*****************************************************************************
// Compare this value to the value in the COUNTER register according to the
// match criterion, as selected in the COMPARE_A_EN bit in the REG_CTIMER_STCGF
// register.
#define AM_REG_CTIMER_SCMPR0_VALUE_S 0
#define AM_REG_CTIMER_SCMPR0_VALUE_M 0xFFFFFFFF
#define AM_REG_CTIMER_SCMPR0_VALUE(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)
//*****************************************************************************
//
// CTIMER_SCMPR1 - Compare Register B
//
//*****************************************************************************
// Compare this value to the value in the COUNTER register according to the
// match criterion, as selected in the COMPARE_B_EN bit in the REG_CTIMER_STCGF
// register.
#define AM_REG_CTIMER_SCMPR1_VALUE_S 0
#define AM_REG_CTIMER_SCMPR1_VALUE_M 0xFFFFFFFF
#define AM_REG_CTIMER_SCMPR1_VALUE(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)
//*****************************************************************************
//
// CTIMER_SCMPR2 - Compare Register C
//
//*****************************************************************************
// Compare this value to the value in the COUNTER register according to the
// match criterion, as selected in the COMPARE_C_EN bit in the REG_CTIMER_STCGF
// register.
#define AM_REG_CTIMER_SCMPR2_VALUE_S 0
#define AM_REG_CTIMER_SCMPR2_VALUE_M 0xFFFFFFFF
#define AM_REG_CTIMER_SCMPR2_VALUE(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)
//*****************************************************************************
//
// CTIMER_SCMPR3 - Compare Register D
//
//*****************************************************************************
// Compare this value to the value in the COUNTER register according to the
// match criterion, as selected in the COMPARE_D_EN bit in the REG_CTIMER_STCGF
// register.
#define AM_REG_CTIMER_SCMPR3_VALUE_S 0
#define AM_REG_CTIMER_SCMPR3_VALUE_M 0xFFFFFFFF
#define AM_REG_CTIMER_SCMPR3_VALUE(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)
//*****************************************************************************
//
// CTIMER_SCMPR4 - Compare Register E
//
//*****************************************************************************
// Compare this value to the value in the COUNTER register according to the
// match criterion, as selected in the COMPARE_E_EN bit in the REG_CTIMER_STCGF
// register.
#define AM_REG_CTIMER_SCMPR4_VALUE_S 0
#define AM_REG_CTIMER_SCMPR4_VALUE_M 0xFFFFFFFF
#define AM_REG_CTIMER_SCMPR4_VALUE(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)
//*****************************************************************************
//
// CTIMER_SCMPR5 - Compare Register F
//
//*****************************************************************************
// Compare this value to the value in the COUNTER register according to the
// match criterion, as selected in the COMPARE_F_EN bit in the REG_CTIMER_STCGF
// register.
#define AM_REG_CTIMER_SCMPR5_VALUE_S 0
#define AM_REG_CTIMER_SCMPR5_VALUE_M 0xFFFFFFFF
#define AM_REG_CTIMER_SCMPR5_VALUE(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)
//*****************************************************************************
//
// CTIMER_SCMPR6 - Compare Register G
//
//*****************************************************************************
// Compare this value to the value in the COUNTER register according to the
// match criterion, as selected in the COMPARE_G_EN bit in the REG_CTIMER_STCGF
// register.
#define AM_REG_CTIMER_SCMPR6_VALUE_S 0
#define AM_REG_CTIMER_SCMPR6_VALUE_M 0xFFFFFFFF
#define AM_REG_CTIMER_SCMPR6_VALUE(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)
//*****************************************************************************
//
// CTIMER_SCMPR7 - Compare Register H
//
//*****************************************************************************
// Compare this value to the value in the COUNTER register according to the
// match criterion, as selected in the COMPARE_H_EN bit in the REG_CTIMER_STCGF
// register.
#define AM_REG_CTIMER_SCMPR7_VALUE_S 0
#define AM_REG_CTIMER_SCMPR7_VALUE_M 0xFFFFFFFF
#define AM_REG_CTIMER_SCMPR7_VALUE(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)
//*****************************************************************************
//
// CTIMER_SCAPT0 - Capture Register A
//
//*****************************************************************************
// Whenever the event is detected, the value in the COUNTER is copied into this
// register and the corresponding interrupt status bit is set.
#define AM_REG_CTIMER_SCAPT0_VALUE_S 0
#define AM_REG_CTIMER_SCAPT0_VALUE_M 0xFFFFFFFF
#define AM_REG_CTIMER_SCAPT0_VALUE(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)
//*****************************************************************************
//
// CTIMER_SCAPT1 - Capture Register B
//
//*****************************************************************************
// Whenever the event is detected, the value in the COUNTER is copied into this
// register and the corresponding interrupt status bit is set.
#define AM_REG_CTIMER_SCAPT1_VALUE_S 0
#define AM_REG_CTIMER_SCAPT1_VALUE_M 0xFFFFFFFF
#define AM_REG_CTIMER_SCAPT1_VALUE(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)
//*****************************************************************************
//
// CTIMER_SCAPT2 - Capture Register C
//
//*****************************************************************************
// Whenever the event is detected, the value in the COUNTER is copied into this
// register and the corresponding interrupt status bit is set.
#define AM_REG_CTIMER_SCAPT2_VALUE_S 0
#define AM_REG_CTIMER_SCAPT2_VALUE_M 0xFFFFFFFF
#define AM_REG_CTIMER_SCAPT2_VALUE(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)
//*****************************************************************************
//
// CTIMER_SCAPT3 - Capture Register D
//
//*****************************************************************************
// Whenever the event is detected, the value in the COUNTER is copied into this
// register and the corresponding interrupt status bit is set.
#define AM_REG_CTIMER_SCAPT3_VALUE_S 0
#define AM_REG_CTIMER_SCAPT3_VALUE_M 0xFFFFFFFF
#define AM_REG_CTIMER_SCAPT3_VALUE(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)
//*****************************************************************************
//
// CTIMER_SNVR0 - System Timer NVRAM_A Register
//
//*****************************************************************************
// Value of the 32-bit counter as it ticks over.
#define AM_REG_CTIMER_SNVR0_VALUE_S 0
#define AM_REG_CTIMER_SNVR0_VALUE_M 0xFFFFFFFF
#define AM_REG_CTIMER_SNVR0_VALUE(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)
//*****************************************************************************
//
// CTIMER_SNVR1 - System Timer NVRAM_B Register
//
//*****************************************************************************
// Value of the 32-bit counter as it ticks over.
#define AM_REG_CTIMER_SNVR1_VALUE_S 0
#define AM_REG_CTIMER_SNVR1_VALUE_M 0xFFFFFFFF
#define AM_REG_CTIMER_SNVR1_VALUE(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)
//*****************************************************************************
//
// CTIMER_SNVR2 - System Timer NVRAM_C Register
//
//*****************************************************************************
// Value of the 32-bit counter as it ticks over.
#define AM_REG_CTIMER_SNVR2_VALUE_S 0
#define AM_REG_CTIMER_SNVR2_VALUE_M 0xFFFFFFFF
#define AM_REG_CTIMER_SNVR2_VALUE(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)
#endif // AM_REG_CTIMER_H