2014-07-18 17:17:56 +08:00
|
|
|
//*****************************************************************************
|
|
|
|
|
//
|
|
|
|
|
// hw_can.h - Defines and macros used when accessing the CAN controllers.
|
|
|
|
|
//
|
2017-04-25 18:02:51 +08:00
|
|
|
// Copyright (c) 2006-2017 Texas Instruments Incorporated. All rights reserved.
|
2014-07-18 17:17:56 +08:00
|
|
|
// Software License Agreement
|
|
|
|
|
//
|
|
|
|
|
// Redistribution and use in source and binary forms, with or without
|
|
|
|
|
// modification, are permitted provided that the following conditions
|
|
|
|
|
// are met:
|
|
|
|
|
//
|
|
|
|
|
// Redistributions of source code must retain the above copyright
|
|
|
|
|
// notice, this list of conditions and the following disclaimer.
|
|
|
|
|
//
|
|
|
|
|
// Redistributions in binary form must reproduce the above copyright
|
|
|
|
|
// notice, this list of conditions and the following disclaimer in the
|
|
|
|
|
// documentation and/or other materials provided with the
|
|
|
|
|
// distribution.
|
|
|
|
|
//
|
|
|
|
|
// Neither the name of Texas Instruments Incorporated nor the names of
|
|
|
|
|
// its contributors may be used to endorse or promote products derived
|
|
|
|
|
// from this software without specific prior written permission.
|
|
|
|
|
//
|
|
|
|
|
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
|
|
|
|
|
// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
|
|
|
|
|
// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
|
|
|
|
|
// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
|
|
|
|
|
// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
|
|
|
|
|
// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
|
|
|
|
|
// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
|
|
|
|
|
// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
|
|
|
|
|
// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
|
|
|
|
// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
|
|
|
|
|
// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
|
|
|
|
//
|
2017-04-25 18:02:51 +08:00
|
|
|
// This is part of revision 2.1.4.178 of the Tiva Firmware Development Package.
|
2014-07-18 17:17:56 +08:00
|
|
|
//
|
|
|
|
|
//*****************************************************************************
|
|
|
|
|
|
|
|
|
|
#ifndef __HW_CAN_H__
|
|
|
|
|
#define __HW_CAN_H__
|
|
|
|
|
|
|
|
|
|
//*****************************************************************************
|
|
|
|
|
//
|
|
|
|
|
// The following are defines for the CAN register offsets.
|
|
|
|
|
//
|
|
|
|
|
//*****************************************************************************
|
|
|
|
|
#define CAN_O_CTL 0x00000000 // CAN Control
|
|
|
|
|
#define CAN_O_STS 0x00000004 // CAN Status
|
|
|
|
|
#define CAN_O_ERR 0x00000008 // CAN Error Counter
|
|
|
|
|
#define CAN_O_BIT 0x0000000C // CAN Bit Timing
|
|
|
|
|
#define CAN_O_INT 0x00000010 // CAN Interrupt
|
|
|
|
|
#define CAN_O_TST 0x00000014 // CAN Test
|
|
|
|
|
#define CAN_O_BRPE 0x00000018 // CAN Baud Rate Prescaler
|
|
|
|
|
// Extension
|
|
|
|
|
#define CAN_O_IF1CRQ 0x00000020 // CAN IF1 Command Request
|
|
|
|
|
#define CAN_O_IF1CMSK 0x00000024 // CAN IF1 Command Mask
|
|
|
|
|
#define CAN_O_IF1MSK1 0x00000028 // CAN IF1 Mask 1
|
|
|
|
|
#define CAN_O_IF1MSK2 0x0000002C // CAN IF1 Mask 2
|
|
|
|
|
#define CAN_O_IF1ARB1 0x00000030 // CAN IF1 Arbitration 1
|
|
|
|
|
#define CAN_O_IF1ARB2 0x00000034 // CAN IF1 Arbitration 2
|
|
|
|
|
#define CAN_O_IF1MCTL 0x00000038 // CAN IF1 Message Control
|
|
|
|
|
#define CAN_O_IF1DA1 0x0000003C // CAN IF1 Data A1
|
|
|
|
|
#define CAN_O_IF1DA2 0x00000040 // CAN IF1 Data A2
|
|
|
|
|
#define CAN_O_IF1DB1 0x00000044 // CAN IF1 Data B1
|
|
|
|
|
#define CAN_O_IF1DB2 0x00000048 // CAN IF1 Data B2
|
|
|
|
|
#define CAN_O_IF2CRQ 0x00000080 // CAN IF2 Command Request
|
|
|
|
|
#define CAN_O_IF2CMSK 0x00000084 // CAN IF2 Command Mask
|
|
|
|
|
#define CAN_O_IF2MSK1 0x00000088 // CAN IF2 Mask 1
|
|
|
|
|
#define CAN_O_IF2MSK2 0x0000008C // CAN IF2 Mask 2
|
|
|
|
|
#define CAN_O_IF2ARB1 0x00000090 // CAN IF2 Arbitration 1
|
|
|
|
|
#define CAN_O_IF2ARB2 0x00000094 // CAN IF2 Arbitration 2
|
|
|
|
|
#define CAN_O_IF2MCTL 0x00000098 // CAN IF2 Message Control
|
|
|
|
|
#define CAN_O_IF2DA1 0x0000009C // CAN IF2 Data A1
|
|
|
|
|
#define CAN_O_IF2DA2 0x000000A0 // CAN IF2 Data A2
|
|
|
|
|
#define CAN_O_IF2DB1 0x000000A4 // CAN IF2 Data B1
|
|
|
|
|
#define CAN_O_IF2DB2 0x000000A8 // CAN IF2 Data B2
|
|
|
|
|
#define CAN_O_TXRQ1 0x00000100 // CAN Transmission Request 1
|
|
|
|
|
#define CAN_O_TXRQ2 0x00000104 // CAN Transmission Request 2
|
|
|
|
|
#define CAN_O_NWDA1 0x00000120 // CAN New Data 1
|
|
|
|
|
#define CAN_O_NWDA2 0x00000124 // CAN New Data 2
|
|
|
|
|
#define CAN_O_MSG1INT 0x00000140 // CAN Message 1 Interrupt Pending
|
|
|
|
|
#define CAN_O_MSG2INT 0x00000144 // CAN Message 2 Interrupt Pending
|
|
|
|
|
#define CAN_O_MSG1VAL 0x00000160 // CAN Message 1 Valid
|
|
|
|
|
#define CAN_O_MSG2VAL 0x00000164 // CAN Message 2 Valid
|
|
|
|
|
|
|
|
|
|
//*****************************************************************************
|
|
|
|
|
//
|
|
|
|
|
// The following are defines for the bit fields in the CAN_O_CTL register.
|
|
|
|
|
//
|
|
|
|
|
//*****************************************************************************
|
|
|
|
|
#define CAN_CTL_TEST 0x00000080 // Test Mode Enable
|
|
|
|
|
#define CAN_CTL_CCE 0x00000040 // Configuration Change Enable
|
|
|
|
|
#define CAN_CTL_DAR 0x00000020 // Disable Automatic-Retransmission
|
|
|
|
|
#define CAN_CTL_EIE 0x00000008 // Error Interrupt Enable
|
|
|
|
|
#define CAN_CTL_SIE 0x00000004 // Status Interrupt Enable
|
|
|
|
|
#define CAN_CTL_IE 0x00000002 // CAN Interrupt Enable
|
|
|
|
|
#define CAN_CTL_INIT 0x00000001 // Initialization
|
|
|
|
|
|
|
|
|
|
//*****************************************************************************
|
|
|
|
|
//
|
|
|
|
|
// The following are defines for the bit fields in the CAN_O_STS register.
|
|
|
|
|
//
|
|
|
|
|
//*****************************************************************************
|
|
|
|
|
#define CAN_STS_BOFF 0x00000080 // Bus-Off Status
|
|
|
|
|
#define CAN_STS_EWARN 0x00000040 // Warning Status
|
|
|
|
|
#define CAN_STS_EPASS 0x00000020 // Error Passive
|
|
|
|
|
#define CAN_STS_RXOK 0x00000010 // Received a Message Successfully
|
|
|
|
|
#define CAN_STS_TXOK 0x00000008 // Transmitted a Message
|
|
|
|
|
// Successfully
|
|
|
|
|
#define CAN_STS_LEC_M 0x00000007 // Last Error Code
|
|
|
|
|
#define CAN_STS_LEC_NONE 0x00000000 // No Error
|
|
|
|
|
#define CAN_STS_LEC_STUFF 0x00000001 // Stuff Error
|
|
|
|
|
#define CAN_STS_LEC_FORM 0x00000002 // Format Error
|
|
|
|
|
#define CAN_STS_LEC_ACK 0x00000003 // ACK Error
|
|
|
|
|
#define CAN_STS_LEC_BIT1 0x00000004 // Bit 1 Error
|
|
|
|
|
#define CAN_STS_LEC_BIT0 0x00000005 // Bit 0 Error
|
|
|
|
|
#define CAN_STS_LEC_CRC 0x00000006 // CRC Error
|
|
|
|
|
#define CAN_STS_LEC_NOEVENT 0x00000007 // No Event
|
|
|
|
|
|
|
|
|
|
//*****************************************************************************
|
|
|
|
|
//
|
|
|
|
|
// The following are defines for the bit fields in the CAN_O_ERR register.
|
|
|
|
|
//
|
|
|
|
|
//*****************************************************************************
|
|
|
|
|
#define CAN_ERR_RP 0x00008000 // Received Error Passive
|
|
|
|
|
#define CAN_ERR_REC_M 0x00007F00 // Receive Error Counter
|
|
|
|
|
#define CAN_ERR_TEC_M 0x000000FF // Transmit Error Counter
|
|
|
|
|
#define CAN_ERR_REC_S 8
|
|
|
|
|
#define CAN_ERR_TEC_S 0
|
|
|
|
|
|
|
|
|
|
//*****************************************************************************
|
|
|
|
|
//
|
|
|
|
|
// The following are defines for the bit fields in the CAN_O_BIT register.
|
|
|
|
|
//
|
|
|
|
|
//*****************************************************************************
|
|
|
|
|
#define CAN_BIT_TSEG2_M 0x00007000 // Time Segment after Sample Point
|
|
|
|
|
#define CAN_BIT_TSEG1_M 0x00000F00 // Time Segment Before Sample Point
|
|
|
|
|
#define CAN_BIT_SJW_M 0x000000C0 // (Re)Synchronization Jump Width
|
|
|
|
|
#define CAN_BIT_BRP_M 0x0000003F // Baud Rate Prescaler
|
|
|
|
|
#define CAN_BIT_TSEG2_S 12
|
|
|
|
|
#define CAN_BIT_TSEG1_S 8
|
|
|
|
|
#define CAN_BIT_SJW_S 6
|
|
|
|
|
#define CAN_BIT_BRP_S 0
|
|
|
|
|
|
|
|
|
|
//*****************************************************************************
|
|
|
|
|
//
|
|
|
|
|
// The following are defines for the bit fields in the CAN_O_INT register.
|
|
|
|
|
//
|
|
|
|
|
//*****************************************************************************
|
|
|
|
|
#define CAN_INT_INTID_M 0x0000FFFF // Interrupt Identifier
|
|
|
|
|
#define CAN_INT_INTID_NONE 0x00000000 // No interrupt pending
|
|
|
|
|
#define CAN_INT_INTID_STATUS 0x00008000 // Status Interrupt
|
|
|
|
|
|
|
|
|
|
//*****************************************************************************
|
|
|
|
|
//
|
|
|
|
|
// The following are defines for the bit fields in the CAN_O_TST register.
|
|
|
|
|
//
|
|
|
|
|
//*****************************************************************************
|
|
|
|
|
#define CAN_TST_RX 0x00000080 // Receive Observation
|
|
|
|
|
#define CAN_TST_TX_M 0x00000060 // Transmit Control
|
|
|
|
|
#define CAN_TST_TX_CANCTL 0x00000000 // CAN Module Control
|
|
|
|
|
#define CAN_TST_TX_SAMPLE 0x00000020 // Sample Point
|
|
|
|
|
#define CAN_TST_TX_DOMINANT 0x00000040 // Driven Low
|
|
|
|
|
#define CAN_TST_TX_RECESSIVE 0x00000060 // Driven High
|
|
|
|
|
#define CAN_TST_LBACK 0x00000010 // Loopback Mode
|
|
|
|
|
#define CAN_TST_SILENT 0x00000008 // Silent Mode
|
|
|
|
|
#define CAN_TST_BASIC 0x00000004 // Basic Mode
|
|
|
|
|
|
|
|
|
|
//*****************************************************************************
|
|
|
|
|
//
|
|
|
|
|
// The following are defines for the bit fields in the CAN_O_BRPE register.
|
|
|
|
|
//
|
|
|
|
|
//*****************************************************************************
|
|
|
|
|
#define CAN_BRPE_BRPE_M 0x0000000F // Baud Rate Prescaler Extension
|
|
|
|
|
#define CAN_BRPE_BRPE_S 0
|
|
|
|
|
|
|
|
|
|
//*****************************************************************************
|
|
|
|
|
//
|
|
|
|
|
// The following are defines for the bit fields in the CAN_O_IF1CRQ register.
|
|
|
|
|
//
|
|
|
|
|
//*****************************************************************************
|
|
|
|
|
#define CAN_IF1CRQ_BUSY 0x00008000 // Busy Flag
|
|
|
|
|
#define CAN_IF1CRQ_MNUM_M 0x0000003F // Message Number
|
|
|
|
|
#define CAN_IF1CRQ_MNUM_S 0
|
|
|
|
|
|
|
|
|
|
//*****************************************************************************
|
|
|
|
|
//
|
|
|
|
|
// The following are defines for the bit fields in the CAN_O_IF1CMSK register.
|
|
|
|
|
//
|
|
|
|
|
//*****************************************************************************
|
|
|
|
|
#define CAN_IF1CMSK_WRNRD 0x00000080 // Write, Not Read
|
|
|
|
|
#define CAN_IF1CMSK_MASK 0x00000040 // Access Mask Bits
|
|
|
|
|
#define CAN_IF1CMSK_ARB 0x00000020 // Access Arbitration Bits
|
|
|
|
|
#define CAN_IF1CMSK_CONTROL 0x00000010 // Access Control Bits
|
|
|
|
|
#define CAN_IF1CMSK_CLRINTPND 0x00000008 // Clear Interrupt Pending Bit
|
|
|
|
|
#define CAN_IF1CMSK_NEWDAT 0x00000004 // Access New Data
|
|
|
|
|
#define CAN_IF1CMSK_TXRQST 0x00000004 // Access Transmission Request
|
|
|
|
|
#define CAN_IF1CMSK_DATAA 0x00000002 // Access Data Byte 0 to 3
|
|
|
|
|
#define CAN_IF1CMSK_DATAB 0x00000001 // Access Data Byte 4 to 7
|
|
|
|
|
|
|
|
|
|
//*****************************************************************************
|
|
|
|
|
//
|
|
|
|
|
// The following are defines for the bit fields in the CAN_O_IF1MSK1 register.
|
|
|
|
|
//
|
|
|
|
|
//*****************************************************************************
|
|
|
|
|
#define CAN_IF1MSK1_IDMSK_M 0x0000FFFF // Identifier Mask
|
|
|
|
|
#define CAN_IF1MSK1_IDMSK_S 0
|
|
|
|
|
|
|
|
|
|
//*****************************************************************************
|
|
|
|
|
//
|
|
|
|
|
// The following are defines for the bit fields in the CAN_O_IF1MSK2 register.
|
|
|
|
|
//
|
|
|
|
|
//*****************************************************************************
|
|
|
|
|
#define CAN_IF1MSK2_MXTD 0x00008000 // Mask Extended Identifier
|
|
|
|
|
#define CAN_IF1MSK2_MDIR 0x00004000 // Mask Message Direction
|
|
|
|
|
#define CAN_IF1MSK2_IDMSK_M 0x00001FFF // Identifier Mask
|
|
|
|
|
#define CAN_IF1MSK2_IDMSK_S 0
|
|
|
|
|
|
|
|
|
|
//*****************************************************************************
|
|
|
|
|
//
|
|
|
|
|
// The following are defines for the bit fields in the CAN_O_IF1ARB1 register.
|
|
|
|
|
//
|
|
|
|
|
//*****************************************************************************
|
|
|
|
|
#define CAN_IF1ARB1_ID_M 0x0000FFFF // Message Identifier
|
|
|
|
|
#define CAN_IF1ARB1_ID_S 0
|
|
|
|
|
|
|
|
|
|
//*****************************************************************************
|
|
|
|
|
//
|
|
|
|
|
// The following are defines for the bit fields in the CAN_O_IF1ARB2 register.
|
|
|
|
|
//
|
|
|
|
|
//*****************************************************************************
|
|
|
|
|
#define CAN_IF1ARB2_MSGVAL 0x00008000 // Message Valid
|
|
|
|
|
#define CAN_IF1ARB2_XTD 0x00004000 // Extended Identifier
|
|
|
|
|
#define CAN_IF1ARB2_DIR 0x00002000 // Message Direction
|
|
|
|
|
#define CAN_IF1ARB2_ID_M 0x00001FFF // Message Identifier
|
|
|
|
|
#define CAN_IF1ARB2_ID_S 0
|
|
|
|
|
|
|
|
|
|
//*****************************************************************************
|
|
|
|
|
//
|
|
|
|
|
// The following are defines for the bit fields in the CAN_O_IF1MCTL register.
|
|
|
|
|
//
|
|
|
|
|
//*****************************************************************************
|
|
|
|
|
#define CAN_IF1MCTL_NEWDAT 0x00008000 // New Data
|
|
|
|
|
#define CAN_IF1MCTL_MSGLST 0x00004000 // Message Lost
|
|
|
|
|
#define CAN_IF1MCTL_INTPND 0x00002000 // Interrupt Pending
|
|
|
|
|
#define CAN_IF1MCTL_UMASK 0x00001000 // Use Acceptance Mask
|
|
|
|
|
#define CAN_IF1MCTL_TXIE 0x00000800 // Transmit Interrupt Enable
|
|
|
|
|
#define CAN_IF1MCTL_RXIE 0x00000400 // Receive Interrupt Enable
|
|
|
|
|
#define CAN_IF1MCTL_RMTEN 0x00000200 // Remote Enable
|
|
|
|
|
#define CAN_IF1MCTL_TXRQST 0x00000100 // Transmit Request
|
|
|
|
|
#define CAN_IF1MCTL_EOB 0x00000080 // End of Buffer
|
|
|
|
|
#define CAN_IF1MCTL_DLC_M 0x0000000F // Data Length Code
|
|
|
|
|
#define CAN_IF1MCTL_DLC_S 0
|
|
|
|
|
|
|
|
|
|
//*****************************************************************************
|
|
|
|
|
//
|
|
|
|
|
// The following are defines for the bit fields in the CAN_O_IF1DA1 register.
|
|
|
|
|
//
|
|
|
|
|
//*****************************************************************************
|
|
|
|
|
#define CAN_IF1DA1_DATA_M 0x0000FFFF // Data
|
|
|
|
|
#define CAN_IF1DA1_DATA_S 0
|
|
|
|
|
|
|
|
|
|
//*****************************************************************************
|
|
|
|
|
//
|
|
|
|
|
// The following are defines for the bit fields in the CAN_O_IF1DA2 register.
|
|
|
|
|
//
|
|
|
|
|
//*****************************************************************************
|
|
|
|
|
#define CAN_IF1DA2_DATA_M 0x0000FFFF // Data
|
|
|
|
|
#define CAN_IF1DA2_DATA_S 0
|
|
|
|
|
|
|
|
|
|
//*****************************************************************************
|
|
|
|
|
//
|
|
|
|
|
// The following are defines for the bit fields in the CAN_O_IF1DB1 register.
|
|
|
|
|
//
|
|
|
|
|
//*****************************************************************************
|
|
|
|
|
#define CAN_IF1DB1_DATA_M 0x0000FFFF // Data
|
|
|
|
|
#define CAN_IF1DB1_DATA_S 0
|
|
|
|
|
|
|
|
|
|
//*****************************************************************************
|
|
|
|
|
//
|
|
|
|
|
// The following are defines for the bit fields in the CAN_O_IF1DB2 register.
|
|
|
|
|
//
|
|
|
|
|
//*****************************************************************************
|
|
|
|
|
#define CAN_IF1DB2_DATA_M 0x0000FFFF // Data
|
|
|
|
|
#define CAN_IF1DB2_DATA_S 0
|
|
|
|
|
|
|
|
|
|
//*****************************************************************************
|
|
|
|
|
//
|
|
|
|
|
// The following are defines for the bit fields in the CAN_O_IF2CRQ register.
|
|
|
|
|
//
|
|
|
|
|
//*****************************************************************************
|
|
|
|
|
#define CAN_IF2CRQ_BUSY 0x00008000 // Busy Flag
|
|
|
|
|
#define CAN_IF2CRQ_MNUM_M 0x0000003F // Message Number
|
|
|
|
|
#define CAN_IF2CRQ_MNUM_S 0
|
|
|
|
|
|
|
|
|
|
//*****************************************************************************
|
|
|
|
|
//
|
|
|
|
|
// The following are defines for the bit fields in the CAN_O_IF2CMSK register.
|
|
|
|
|
//
|
|
|
|
|
//*****************************************************************************
|
|
|
|
|
#define CAN_IF2CMSK_WRNRD 0x00000080 // Write, Not Read
|
|
|
|
|
#define CAN_IF2CMSK_MASK 0x00000040 // Access Mask Bits
|
|
|
|
|
#define CAN_IF2CMSK_ARB 0x00000020 // Access Arbitration Bits
|
|
|
|
|
#define CAN_IF2CMSK_CONTROL 0x00000010 // Access Control Bits
|
|
|
|
|
#define CAN_IF2CMSK_CLRINTPND 0x00000008 // Clear Interrupt Pending Bit
|
|
|
|
|
#define CAN_IF2CMSK_NEWDAT 0x00000004 // Access New Data
|
|
|
|
|
#define CAN_IF2CMSK_TXRQST 0x00000004 // Access Transmission Request
|
|
|
|
|
#define CAN_IF2CMSK_DATAA 0x00000002 // Access Data Byte 0 to 3
|
|
|
|
|
#define CAN_IF2CMSK_DATAB 0x00000001 // Access Data Byte 4 to 7
|
|
|
|
|
|
|
|
|
|
//*****************************************************************************
|
|
|
|
|
//
|
|
|
|
|
// The following are defines for the bit fields in the CAN_O_IF2MSK1 register.
|
|
|
|
|
//
|
|
|
|
|
//*****************************************************************************
|
|
|
|
|
#define CAN_IF2MSK1_IDMSK_M 0x0000FFFF // Identifier Mask
|
|
|
|
|
#define CAN_IF2MSK1_IDMSK_S 0
|
|
|
|
|
|
|
|
|
|
//*****************************************************************************
|
|
|
|
|
//
|
|
|
|
|
// The following are defines for the bit fields in the CAN_O_IF2MSK2 register.
|
|
|
|
|
//
|
|
|
|
|
//*****************************************************************************
|
|
|
|
|
#define CAN_IF2MSK2_MXTD 0x00008000 // Mask Extended Identifier
|
|
|
|
|
#define CAN_IF2MSK2_MDIR 0x00004000 // Mask Message Direction
|
|
|
|
|
#define CAN_IF2MSK2_IDMSK_M 0x00001FFF // Identifier Mask
|
|
|
|
|
#define CAN_IF2MSK2_IDMSK_S 0
|
|
|
|
|
|
|
|
|
|
//*****************************************************************************
|
|
|
|
|
//
|
|
|
|
|
// The following are defines for the bit fields in the CAN_O_IF2ARB1 register.
|
|
|
|
|
//
|
|
|
|
|
//*****************************************************************************
|
|
|
|
|
#define CAN_IF2ARB1_ID_M 0x0000FFFF // Message Identifier
|
|
|
|
|
#define CAN_IF2ARB1_ID_S 0
|
|
|
|
|
|
|
|
|
|
//*****************************************************************************
|
|
|
|
|
//
|
|
|
|
|
// The following are defines for the bit fields in the CAN_O_IF2ARB2 register.
|
|
|
|
|
//
|
|
|
|
|
//*****************************************************************************
|
|
|
|
|
#define CAN_IF2ARB2_MSGVAL 0x00008000 // Message Valid
|
|
|
|
|
#define CAN_IF2ARB2_XTD 0x00004000 // Extended Identifier
|
|
|
|
|
#define CAN_IF2ARB2_DIR 0x00002000 // Message Direction
|
|
|
|
|
#define CAN_IF2ARB2_ID_M 0x00001FFF // Message Identifier
|
|
|
|
|
#define CAN_IF2ARB2_ID_S 0
|
|
|
|
|
|
|
|
|
|
//*****************************************************************************
|
|
|
|
|
//
|
|
|
|
|
// The following are defines for the bit fields in the CAN_O_IF2MCTL register.
|
|
|
|
|
//
|
|
|
|
|
//*****************************************************************************
|
|
|
|
|
#define CAN_IF2MCTL_NEWDAT 0x00008000 // New Data
|
|
|
|
|
#define CAN_IF2MCTL_MSGLST 0x00004000 // Message Lost
|
|
|
|
|
#define CAN_IF2MCTL_INTPND 0x00002000 // Interrupt Pending
|
|
|
|
|
#define CAN_IF2MCTL_UMASK 0x00001000 // Use Acceptance Mask
|
|
|
|
|
#define CAN_IF2MCTL_TXIE 0x00000800 // Transmit Interrupt Enable
|
|
|
|
|
#define CAN_IF2MCTL_RXIE 0x00000400 // Receive Interrupt Enable
|
|
|
|
|
#define CAN_IF2MCTL_RMTEN 0x00000200 // Remote Enable
|
|
|
|
|
#define CAN_IF2MCTL_TXRQST 0x00000100 // Transmit Request
|
|
|
|
|
#define CAN_IF2MCTL_EOB 0x00000080 // End of Buffer
|
|
|
|
|
#define CAN_IF2MCTL_DLC_M 0x0000000F // Data Length Code
|
|
|
|
|
#define CAN_IF2MCTL_DLC_S 0
|
|
|
|
|
|
|
|
|
|
//*****************************************************************************
|
|
|
|
|
//
|
|
|
|
|
// The following are defines for the bit fields in the CAN_O_IF2DA1 register.
|
|
|
|
|
//
|
|
|
|
|
//*****************************************************************************
|
|
|
|
|
#define CAN_IF2DA1_DATA_M 0x0000FFFF // Data
|
|
|
|
|
#define CAN_IF2DA1_DATA_S 0
|
|
|
|
|
|
|
|
|
|
//*****************************************************************************
|
|
|
|
|
//
|
|
|
|
|
// The following are defines for the bit fields in the CAN_O_IF2DA2 register.
|
|
|
|
|
//
|
|
|
|
|
//*****************************************************************************
|
|
|
|
|
#define CAN_IF2DA2_DATA_M 0x0000FFFF // Data
|
|
|
|
|
#define CAN_IF2DA2_DATA_S 0
|
|
|
|
|
|
|
|
|
|
//*****************************************************************************
|
|
|
|
|
//
|
|
|
|
|
// The following are defines for the bit fields in the CAN_O_IF2DB1 register.
|
|
|
|
|
//
|
|
|
|
|
//*****************************************************************************
|
|
|
|
|
#define CAN_IF2DB1_DATA_M 0x0000FFFF // Data
|
|
|
|
|
#define CAN_IF2DB1_DATA_S 0
|
|
|
|
|
|
|
|
|
|
//*****************************************************************************
|
|
|
|
|
//
|
|
|
|
|
// The following are defines for the bit fields in the CAN_O_IF2DB2 register.
|
|
|
|
|
//
|
|
|
|
|
//*****************************************************************************
|
|
|
|
|
#define CAN_IF2DB2_DATA_M 0x0000FFFF // Data
|
|
|
|
|
#define CAN_IF2DB2_DATA_S 0
|
|
|
|
|
|
|
|
|
|
//*****************************************************************************
|
|
|
|
|
//
|
|
|
|
|
// The following are defines for the bit fields in the CAN_O_TXRQ1 register.
|
|
|
|
|
//
|
|
|
|
|
//*****************************************************************************
|
|
|
|
|
#define CAN_TXRQ1_TXRQST_M 0x0000FFFF // Transmission Request Bits
|
|
|
|
|
#define CAN_TXRQ1_TXRQST_S 0
|
|
|
|
|
|
|
|
|
|
//*****************************************************************************
|
|
|
|
|
//
|
|
|
|
|
// The following are defines for the bit fields in the CAN_O_TXRQ2 register.
|
|
|
|
|
//
|
|
|
|
|
//*****************************************************************************
|
|
|
|
|
#define CAN_TXRQ2_TXRQST_M 0x0000FFFF // Transmission Request Bits
|
|
|
|
|
#define CAN_TXRQ2_TXRQST_S 0
|
|
|
|
|
|
|
|
|
|
//*****************************************************************************
|
|
|
|
|
//
|
|
|
|
|
// The following are defines for the bit fields in the CAN_O_NWDA1 register.
|
|
|
|
|
//
|
|
|
|
|
//*****************************************************************************
|
|
|
|
|
#define CAN_NWDA1_NEWDAT_M 0x0000FFFF // New Data Bits
|
|
|
|
|
#define CAN_NWDA1_NEWDAT_S 0
|
|
|
|
|
|
|
|
|
|
//*****************************************************************************
|
|
|
|
|
//
|
|
|
|
|
// The following are defines for the bit fields in the CAN_O_NWDA2 register.
|
|
|
|
|
//
|
|
|
|
|
//*****************************************************************************
|
|
|
|
|
#define CAN_NWDA2_NEWDAT_M 0x0000FFFF // New Data Bits
|
|
|
|
|
#define CAN_NWDA2_NEWDAT_S 0
|
|
|
|
|
|
|
|
|
|
//*****************************************************************************
|
|
|
|
|
//
|
|
|
|
|
// The following are defines for the bit fields in the CAN_O_MSG1INT register.
|
|
|
|
|
//
|
|
|
|
|
//*****************************************************************************
|
|
|
|
|
#define CAN_MSG1INT_INTPND_M 0x0000FFFF // Interrupt Pending Bits
|
|
|
|
|
#define CAN_MSG1INT_INTPND_S 0
|
|
|
|
|
|
|
|
|
|
//*****************************************************************************
|
|
|
|
|
//
|
|
|
|
|
// The following are defines for the bit fields in the CAN_O_MSG2INT register.
|
|
|
|
|
//
|
|
|
|
|
//*****************************************************************************
|
|
|
|
|
#define CAN_MSG2INT_INTPND_M 0x0000FFFF // Interrupt Pending Bits
|
|
|
|
|
#define CAN_MSG2INT_INTPND_S 0
|
|
|
|
|
|
|
|
|
|
//*****************************************************************************
|
|
|
|
|
//
|
|
|
|
|
// The following are defines for the bit fields in the CAN_O_MSG1VAL register.
|
|
|
|
|
//
|
|
|
|
|
//*****************************************************************************
|
|
|
|
|
#define CAN_MSG1VAL_MSGVAL_M 0x0000FFFF // Message Valid Bits
|
|
|
|
|
#define CAN_MSG1VAL_MSGVAL_S 0
|
|
|
|
|
|
|
|
|
|
//*****************************************************************************
|
|
|
|
|
//
|
|
|
|
|
// The following are defines for the bit fields in the CAN_O_MSG2VAL register.
|
|
|
|
|
//
|
|
|
|
|
//*****************************************************************************
|
|
|
|
|
#define CAN_MSG2VAL_MSGVAL_M 0x0000FFFF // Message Valid Bits
|
|
|
|
|
#define CAN_MSG2VAL_MSGVAL_S 0
|
|
|
|
|
|
|
|
|
|
#endif // __HW_CAN_H__
|
