2014-07-18 17:17:56 +08:00
|
|
|
//*****************************************************************************
|
|
|
|
|
//
|
|
|
|
|
// rom.h - Macros to facilitate calling functions in the ROM.
|
|
|
|
|
//
|
2017-04-25 18:02:51 +08:00
|
|
|
// Copyright (c) 2007-2017 Texas Instruments Incorporated. All rights reserved.
|
2014-07-18 17:17:56 +08:00
|
|
|
// Software License Agreement
|
|
|
|
|
//
|
|
|
|
|
// Redistribution and use in source and binary forms, with or without
|
|
|
|
|
// modification, are permitted provided that the following conditions
|
|
|
|
|
// are met:
|
|
|
|
|
//
|
|
|
|
|
// Redistributions of source code must retain the above copyright
|
|
|
|
|
// notice, this list of conditions and the following disclaimer.
|
|
|
|
|
//
|
|
|
|
|
// Redistributions in binary form must reproduce the above copyright
|
|
|
|
|
// notice, this list of conditions and the following disclaimer in the
|
|
|
|
|
// documentation and/or other materials provided with the
|
|
|
|
|
// distribution.
|
|
|
|
|
//
|
|
|
|
|
// Neither the name of Texas Instruments Incorporated nor the names of
|
|
|
|
|
// its contributors may be used to endorse or promote products derived
|
|
|
|
|
// from this software without specific prior written permission.
|
|
|
|
|
//
|
|
|
|
|
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
|
|
|
|
|
// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
|
|
|
|
|
// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
|
|
|
|
|
// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
|
|
|
|
|
// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
|
|
|
|
|
// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
|
|
|
|
|
// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
|
|
|
|
|
// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
|
|
|
|
|
// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
|
|
|
|
// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
|
|
|
|
|
// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
|
|
|
|
//
|
2017-04-25 18:02:51 +08:00
|
|
|
// This is part of revision 2.1.4.178 of the Tiva Peripheral Driver Library.
|
2014-07-18 17:17:56 +08:00
|
|
|
//
|
|
|
|
|
//*****************************************************************************
|
|
|
|
|
|
|
|
|
|
#ifndef __DRIVERLIB_ROM_H__
|
|
|
|
|
#define __DRIVERLIB_ROM_H__
|
|
|
|
|
|
|
|
|
|
#ifndef DEPRECATED
|
|
|
|
|
//*****************************************************************************
|
|
|
|
|
//
|
|
|
|
|
// ROM selection labels changed between TivaWare 2.0.1 and 2.1. The following
|
|
|
|
|
// labels are intended to ensure backwards compatibility for applications
|
|
|
|
|
// which have not yet been updated to use the replacement labels.
|
|
|
|
|
//
|
|
|
|
|
//*****************************************************************************
|
|
|
|
|
#ifdef TARGET_IS_SNOWFLAKE_RA0
|
|
|
|
|
#define TARGET_IS_TM4C129_RA0
|
|
|
|
|
#endif
|
|
|
|
|
#ifdef TARGET_IS_SNOWFLAKE_RA1
|
|
|
|
|
#define TARGET_IS_TM4C129_RA1
|
|
|
|
|
#endif
|
2017-04-25 18:02:51 +08:00
|
|
|
#ifdef TARGET_IS_SNOWFLAKE_RA2
|
|
|
|
|
#define TARGET_IS_TM4C129_RA2
|
|
|
|
|
#endif
|
2014-07-18 17:17:56 +08:00
|
|
|
#ifdef TARGET_IS_BLIZZARD_RA1
|
|
|
|
|
#define TARGET_IS_TM4C123_RA1
|
|
|
|
|
#endif
|
|
|
|
|
#ifdef TARGET_IS_BLIZZARD_RA2
|
|
|
|
|
#define TARGET_IS_TM4C123_RA2
|
|
|
|
|
#endif
|
|
|
|
|
#ifdef TARGET_IS_BLIZZARD_RA3
|
|
|
|
|
#define TARGET_IS_TM4C123_RA3
|
|
|
|
|
#endif
|
|
|
|
|
#ifdef TARGET_IS_BLIZZARD_RB0
|
|
|
|
|
#define TARGET_IS_TM4C123_RB0
|
|
|
|
|
#endif
|
|
|
|
|
#ifdef TARGET_IS_BLIZZARD_RB1
|
|
|
|
|
#define TARGET_IS_TM4C123_RB1
|
|
|
|
|
#endif
|
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
//*****************************************************************************
|
|
|
|
|
//
|
|
|
|
|
// Pointers to the main API tables.
|
|
|
|
|
//
|
|
|
|
|
//*****************************************************************************
|
|
|
|
|
#define ROM_APITABLE ((uint32_t *)0x01000010)
|
|
|
|
|
#define ROM_VERSION (ROM_APITABLE[0])
|
|
|
|
|
#define ROM_UARTTABLE ((uint32_t *)(ROM_APITABLE[1]))
|
|
|
|
|
#define ROM_SSITABLE ((uint32_t *)(ROM_APITABLE[2]))
|
|
|
|
|
#define ROM_I2CTABLE ((uint32_t *)(ROM_APITABLE[3]))
|
|
|
|
|
#define ROM_GPIOTABLE ((uint32_t *)(ROM_APITABLE[4]))
|
|
|
|
|
#define ROM_ADCTABLE ((uint32_t *)(ROM_APITABLE[5]))
|
|
|
|
|
#define ROM_COMPARATORTABLE ((uint32_t *)(ROM_APITABLE[6]))
|
|
|
|
|
#define ROM_FLASHTABLE ((uint32_t *)(ROM_APITABLE[7]))
|
|
|
|
|
#define ROM_PWMTABLE ((uint32_t *)(ROM_APITABLE[8]))
|
|
|
|
|
#define ROM_QEITABLE ((uint32_t *)(ROM_APITABLE[9]))
|
|
|
|
|
#define ROM_SYSTICKTABLE ((uint32_t *)(ROM_APITABLE[10]))
|
|
|
|
|
#define ROM_TIMERTABLE ((uint32_t *)(ROM_APITABLE[11]))
|
|
|
|
|
#define ROM_WATCHDOGTABLE ((uint32_t *)(ROM_APITABLE[12]))
|
|
|
|
|
#define ROM_SYSCTLTABLE ((uint32_t *)(ROM_APITABLE[13]))
|
|
|
|
|
#define ROM_INTERRUPTTABLE ((uint32_t *)(ROM_APITABLE[14]))
|
|
|
|
|
#define ROM_USBTABLE ((uint32_t *)(ROM_APITABLE[16]))
|
|
|
|
|
#define ROM_UDMATABLE ((uint32_t *)(ROM_APITABLE[17]))
|
|
|
|
|
#define ROM_CANTABLE ((uint32_t *)(ROM_APITABLE[18]))
|
|
|
|
|
#define ROM_HIBERNATETABLE ((uint32_t *)(ROM_APITABLE[19]))
|
|
|
|
|
#define ROM_MPUTABLE ((uint32_t *)(ROM_APITABLE[20]))
|
|
|
|
|
#define ROM_SOFTWARETABLE ((uint32_t *)(ROM_APITABLE[21]))
|
|
|
|
|
#define ROM_EPITABLE ((uint32_t *)(ROM_APITABLE[23]))
|
|
|
|
|
#define ROM_EEPROMTABLE ((uint32_t *)(ROM_APITABLE[24]))
|
|
|
|
|
#define ROM_FPUTABLE ((uint32_t *)(ROM_APITABLE[26]))
|
|
|
|
|
#define ROM_SMBUSTABLE ((uint32_t *)(ROM_APITABLE[29]))
|
|
|
|
|
#define ROM_SYSEXCTABLE ((uint32_t *)(ROM_APITABLE[30]))
|
|
|
|
|
#define ROM_ONEWIRETABLE ((uint32_t *)(ROM_APITABLE[34]))
|
|
|
|
|
#define ROM_SPIFLASHTABLE ((uint32_t *)(ROM_APITABLE[38]))
|
|
|
|
|
#define ROM_LCDTABLE ((uint32_t *)(ROM_APITABLE[41]))
|
|
|
|
|
#define ROM_EMACTABLE ((uint32_t *)(ROM_APITABLE[42]))
|
|
|
|
|
#define ROM_AESTABLE ((uint32_t *)(ROM_APITABLE[43]))
|
|
|
|
|
#define ROM_CRCTABLE ((uint32_t *)(ROM_APITABLE[44]))
|
|
|
|
|
#define ROM_DESTABLE ((uint32_t *)(ROM_APITABLE[45]))
|
|
|
|
|
#define ROM_SHAMD5TABLE ((uint32_t *)(ROM_APITABLE[46]))
|
|
|
|
|
|
|
|
|
|
//*****************************************************************************
|
|
|
|
|
//
|
|
|
|
|
// Macros for calling ROM functions in the ADC API.
|
|
|
|
|
//
|
|
|
|
|
//*****************************************************************************
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_ADCSequenceDataGet \
|
|
|
|
|
((int32_t (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32SequenceNum, \
|
|
|
|
|
uint32_t *pui32Buffer))ROM_ADCTABLE[0])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_ADCIntDisable \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32SequenceNum))ROM_ADCTABLE[1])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_ADCIntEnable \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32SequenceNum))ROM_ADCTABLE[2])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_ADCIntStatus \
|
|
|
|
|
((uint32_t (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32SequenceNum, \
|
|
|
|
|
bool bMasked))ROM_ADCTABLE[3])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_ADCIntClear \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32SequenceNum))ROM_ADCTABLE[4])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_ADCSequenceEnable \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32SequenceNum))ROM_ADCTABLE[5])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_ADCSequenceDisable \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32SequenceNum))ROM_ADCTABLE[6])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_ADCSequenceConfigure \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32SequenceNum, \
|
|
|
|
|
uint32_t ui32Trigger, \
|
|
|
|
|
uint32_t ui32Priority))ROM_ADCTABLE[7])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_ADCSequenceStepConfigure \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32SequenceNum, \
|
|
|
|
|
uint32_t ui32Step, \
|
|
|
|
|
uint32_t ui32Config))ROM_ADCTABLE[8])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_ADCSequenceOverflow \
|
|
|
|
|
((int32_t (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32SequenceNum))ROM_ADCTABLE[9])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_ADCSequenceOverflowClear \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32SequenceNum))ROM_ADCTABLE[10])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_ADCSequenceUnderflow \
|
|
|
|
|
((int32_t (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32SequenceNum))ROM_ADCTABLE[11])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_ADCSequenceUnderflowClear \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32SequenceNum))ROM_ADCTABLE[12])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_ADCProcessorTrigger \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32SequenceNum))ROM_ADCTABLE[13])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_ADCHardwareOversampleConfigure \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Factor))ROM_ADCTABLE[14])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_ADCComparatorConfigure \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Comp, \
|
|
|
|
|
uint32_t ui32Config))ROM_ADCTABLE[15])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_ADCComparatorRegionSet \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Comp, \
|
|
|
|
|
uint32_t ui32LowRef, \
|
|
|
|
|
uint32_t ui32HighRef))ROM_ADCTABLE[16])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_ADCComparatorReset \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Comp, \
|
|
|
|
|
bool bTrigger, \
|
|
|
|
|
bool bInterrupt))ROM_ADCTABLE[17])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_ADCComparatorIntDisable \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32SequenceNum))ROM_ADCTABLE[18])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_ADCComparatorIntEnable \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32SequenceNum))ROM_ADCTABLE[19])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_ADCComparatorIntStatus \
|
|
|
|
|
((uint32_t (*)(uint32_t ui32Base))ROM_ADCTABLE[20])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_ADCComparatorIntClear \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Status))ROM_ADCTABLE[21])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_ADCReferenceSet \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Ref))ROM_ADCTABLE[22])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_ADCReferenceGet \
|
|
|
|
|
((uint32_t (*)(uint32_t ui32Base))ROM_ADCTABLE[23])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_ADCPhaseDelaySet \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Phase))ROM_ADCTABLE[24])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_ADCPhaseDelayGet \
|
|
|
|
|
((uint32_t (*)(uint32_t ui32Base))ROM_ADCTABLE[25])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_ADCIntDisableEx \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32IntFlags))ROM_ADCTABLE[29])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_ADCIntEnableEx \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32IntFlags))ROM_ADCTABLE[30])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_ADCIntStatusEx \
|
|
|
|
|
((uint32_t (*)(uint32_t ui32Base, \
|
|
|
|
|
bool bMasked))ROM_ADCTABLE[31])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_ADCSequenceDMAEnable \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32SequenceNum))ROM_ADCTABLE[32])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_ADCSequenceDMADisable \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32SequenceNum))ROM_ADCTABLE[33])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_ADCBusy \
|
|
|
|
|
((bool (*)(uint32_t ui32Base))ROM_ADCTABLE[34])
|
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
//*****************************************************************************
|
|
|
|
|
//
|
|
|
|
|
// Macros for calling ROM functions in the AES API.
|
|
|
|
|
//
|
|
|
|
|
//*****************************************************************************
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_AESIntStatus \
|
|
|
|
|
((uint32_t (*)(uint32_t ui32Base, \
|
|
|
|
|
bool bMasked))ROM_AESTABLE[0])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_AESAuthLengthSet \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Length))ROM_AESTABLE[1])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_AESConfigSet \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Config))ROM_AESTABLE[2])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_AESDataAuth \
|
|
|
|
|
((bool (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t *pui32Src, \
|
|
|
|
|
uint32_t ui32Length, \
|
|
|
|
|
uint32_t *pui32Tag))ROM_AESTABLE[3])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_AESDataProcess \
|
|
|
|
|
((bool (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t *pui32Src, \
|
|
|
|
|
uint32_t *pui32Dest, \
|
|
|
|
|
uint32_t ui32Length))ROM_AESTABLE[4])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_AESDataProcessAuth \
|
|
|
|
|
((bool (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t *pui32Src, \
|
|
|
|
|
uint32_t *pui32Dest, \
|
|
|
|
|
uint32_t ui32Length, \
|
|
|
|
|
uint32_t *pui32AuthSrc, \
|
|
|
|
|
uint32_t ui32AuthLength, \
|
|
|
|
|
uint32_t *pui32Tag))ROM_AESTABLE[5])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_AESDataRead \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t *pui32Dest))ROM_AESTABLE[6])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_AESDataReadNonBlocking \
|
|
|
|
|
((bool (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t *pui32Dest))ROM_AESTABLE[7])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_AESDataWrite \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t *pui32Src))ROM_AESTABLE[8])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_AESDataWriteNonBlocking \
|
|
|
|
|
((bool (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t *pui32Src))ROM_AESTABLE[9])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_AESDMADisable \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Flags))ROM_AESTABLE[10])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_AESDMAEnable \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Flags))ROM_AESTABLE[11])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_AESIntClear \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32IntFlags))ROM_AESTABLE[12])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_AESIntDisable \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32IntFlags))ROM_AESTABLE[13])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_AESIntEnable \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32IntFlags))ROM_AESTABLE[14])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_AESIVSet \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t *pui32IVdata))ROM_AESTABLE[15])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_AESKey1Set \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t *pui32Key, \
|
|
|
|
|
uint32_t ui32Keysize))ROM_AESTABLE[16])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_AESKey2Set \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t *pui32Key, \
|
|
|
|
|
uint32_t ui32Keysize))ROM_AESTABLE[17])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_AESKey3Set \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t *pui32Key))ROM_AESTABLE[18])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_AESLengthSet \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint64_t ui64Length))ROM_AESTABLE[19])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_AESReset \
|
|
|
|
|
((void (*)(uint32_t ui32Base))ROM_AESTABLE[20])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_AESTagRead \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t *pui32TagData))ROM_AESTABLE[21])
|
|
|
|
|
#endif
|
2017-04-25 18:02:51 +08:00
|
|
|
#if defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_AESIVRead \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t *pui32IVdata))ROM_AESTABLE[22])
|
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
//*****************************************************************************
|
|
|
|
|
//
|
|
|
|
|
// Macros for calling ROM functions in the CAN API.
|
|
|
|
|
//
|
|
|
|
|
//*****************************************************************************
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_CANIntClear \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32IntClr))ROM_CANTABLE[0])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_CANInit \
|
|
|
|
|
((void (*)(uint32_t ui32Base))ROM_CANTABLE[1])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_CANEnable \
|
|
|
|
|
((void (*)(uint32_t ui32Base))ROM_CANTABLE[2])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_CANDisable \
|
|
|
|
|
((void (*)(uint32_t ui32Base))ROM_CANTABLE[3])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_CANBitTimingSet \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
tCANBitClkParms *psClkParms))ROM_CANTABLE[4])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_CANBitTimingGet \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
tCANBitClkParms *psClkParms))ROM_CANTABLE[5])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_CANMessageSet \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32ObjID, \
|
|
|
|
|
tCANMsgObject *psMsgObject, \
|
|
|
|
|
tMsgObjType eMsgType))ROM_CANTABLE[6])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_CANMessageGet \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32ObjID, \
|
|
|
|
|
tCANMsgObject *psMsgObject, \
|
|
|
|
|
bool bClrPendingInt))ROM_CANTABLE[7])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_CANStatusGet \
|
|
|
|
|
((uint32_t (*)(uint32_t ui32Base, \
|
|
|
|
|
tCANStsReg eStatusReg))ROM_CANTABLE[8])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_CANMessageClear \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32ObjID))ROM_CANTABLE[9])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_CANIntEnable \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32IntFlags))ROM_CANTABLE[10])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_CANIntDisable \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32IntFlags))ROM_CANTABLE[11])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_CANIntStatus \
|
|
|
|
|
((uint32_t (*)(uint32_t ui32Base, \
|
|
|
|
|
tCANIntStsReg eIntStsReg))ROM_CANTABLE[12])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_CANRetryGet \
|
|
|
|
|
((bool (*)(uint32_t ui32Base))ROM_CANTABLE[13])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_CANRetrySet \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
bool bAutoRetry))ROM_CANTABLE[14])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_CANErrCntrGet \
|
|
|
|
|
((bool (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t *pui32RxCount, \
|
|
|
|
|
uint32_t *pui32TxCount))ROM_CANTABLE[15])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_CANBitRateSet \
|
|
|
|
|
((uint32_t (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32SourceClock, \
|
|
|
|
|
uint32_t ui32BitRate))ROM_CANTABLE[16])
|
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
//*****************************************************************************
|
|
|
|
|
//
|
|
|
|
|
// Macros for calling ROM functions in the Comparator API.
|
|
|
|
|
//
|
|
|
|
|
//*****************************************************************************
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_ComparatorIntClear \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Comp))ROM_COMPARATORTABLE[0])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_ComparatorConfigure \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Comp, \
|
|
|
|
|
uint32_t ui32Config))ROM_COMPARATORTABLE[1])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_ComparatorRefSet \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Ref))ROM_COMPARATORTABLE[2])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_ComparatorValueGet \
|
|
|
|
|
((bool (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Comp))ROM_COMPARATORTABLE[3])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_ComparatorIntEnable \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Comp))ROM_COMPARATORTABLE[4])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_ComparatorIntDisable \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Comp))ROM_COMPARATORTABLE[5])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_ComparatorIntStatus \
|
|
|
|
|
((bool (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Comp, \
|
|
|
|
|
bool bMasked))ROM_COMPARATORTABLE[6])
|
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
//*****************************************************************************
|
|
|
|
|
//
|
|
|
|
|
// Macros for calling ROM functions in the CRC API.
|
|
|
|
|
//
|
|
|
|
|
//*****************************************************************************
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_CRCConfigSet \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32CRCConfig))ROM_CRCTABLE[0])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_CRCDataProcess \
|
|
|
|
|
((uint32_t (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t *pui32DataIn, \
|
|
|
|
|
uint32_t ui32DataLength, \
|
|
|
|
|
bool bPPResult))ROM_CRCTABLE[1])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_CRCDataWrite \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Data))ROM_CRCTABLE[2])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_CRCResultRead \
|
|
|
|
|
((uint32_t (*)(uint32_t ui32Base, \
|
|
|
|
|
bool bPPResult))ROM_CRCTABLE[3])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_CRCSeedSet \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Seed))ROM_CRCTABLE[4])
|
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
//*****************************************************************************
|
|
|
|
|
//
|
|
|
|
|
// Macros for calling ROM functions in the DES API.
|
|
|
|
|
//
|
|
|
|
|
//*****************************************************************************
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_DESIntStatus \
|
|
|
|
|
((uint32_t (*)(uint32_t ui32Base, \
|
|
|
|
|
bool bMasked))ROM_DESTABLE[0])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_DESConfigSet \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Config))ROM_DESTABLE[1])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_DESDataRead \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t *pui32Dest))ROM_DESTABLE[2])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_DESDataReadNonBlocking \
|
|
|
|
|
((bool (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t *pui32Dest))ROM_DESTABLE[3])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_DESDataProcess \
|
|
|
|
|
((bool (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t *pui32Src, \
|
|
|
|
|
uint32_t *pui32Dest, \
|
|
|
|
|
uint32_t ui32Length))ROM_DESTABLE[4])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_DESDataWrite \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t *pui32Src))ROM_DESTABLE[5])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_DESDataWriteNonBlocking \
|
|
|
|
|
((bool (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t *pui32Src))ROM_DESTABLE[6])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_DESDMADisable \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Flags))ROM_DESTABLE[7])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_DESDMAEnable \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Flags))ROM_DESTABLE[8])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_DESIntClear \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32IntFlags))ROM_DESTABLE[9])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_DESIntDisable \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32IntFlags))ROM_DESTABLE[10])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_DESIntEnable \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32IntFlags))ROM_DESTABLE[11])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_DESIVSet \
|
|
|
|
|
((bool (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t *pui32IVdata))ROM_DESTABLE[12])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_DESKeySet \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t *pui32Key))ROM_DESTABLE[13])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_DESLengthSet \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Length))ROM_DESTABLE[14])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_DESReset \
|
|
|
|
|
((void (*)(uint32_t ui32Base))ROM_DESTABLE[15])
|
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
//*****************************************************************************
|
|
|
|
|
//
|
|
|
|
|
// Macros for calling ROM functions in the EEPROM API.
|
|
|
|
|
//
|
|
|
|
|
//*****************************************************************************
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_EEPROMRead \
|
|
|
|
|
((void (*)(uint32_t *pui32Data, \
|
|
|
|
|
uint32_t ui32Address, \
|
|
|
|
|
uint32_t ui32Count))ROM_EEPROMTABLE[0])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_EEPROMBlockCountGet \
|
|
|
|
|
((uint32_t (*)(void))ROM_EEPROMTABLE[1])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_EEPROMBlockHide \
|
|
|
|
|
((void (*)(uint32_t ui32Block))ROM_EEPROMTABLE[2])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_EEPROMBlockLock \
|
|
|
|
|
((uint32_t (*)(uint32_t ui32Block))ROM_EEPROMTABLE[3])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_EEPROMBlockPasswordSet \
|
|
|
|
|
((uint32_t (*)(uint32_t ui32Block, \
|
|
|
|
|
uint32_t *pui32Password, \
|
|
|
|
|
uint32_t ui32Count))ROM_EEPROMTABLE[4])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_EEPROMBlockProtectGet \
|
|
|
|
|
((uint32_t (*)(uint32_t ui32Block))ROM_EEPROMTABLE[5])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_EEPROMBlockProtectSet \
|
|
|
|
|
((uint32_t (*)(uint32_t ui32Block, \
|
|
|
|
|
uint32_t ui32Protect))ROM_EEPROMTABLE[6])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_EEPROMBlockUnlock \
|
|
|
|
|
((uint32_t (*)(uint32_t ui32Block, \
|
|
|
|
|
uint32_t *pui32Password, \
|
|
|
|
|
uint32_t ui32Count))ROM_EEPROMTABLE[7])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_EEPROMIntClear \
|
|
|
|
|
((void (*)(uint32_t ui32IntFlags))ROM_EEPROMTABLE[8])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_EEPROMIntDisable \
|
|
|
|
|
((void (*)(uint32_t ui32IntFlags))ROM_EEPROMTABLE[9])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_EEPROMIntEnable \
|
|
|
|
|
((void (*)(uint32_t ui32IntFlags))ROM_EEPROMTABLE[10])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_EEPROMIntStatus \
|
|
|
|
|
((uint32_t (*)(bool bMasked))ROM_EEPROMTABLE[11])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1)
|
|
|
|
|
#define ROM_EEPROMMassErase \
|
|
|
|
|
((uint32_t (*)(void))ROM_EEPROMTABLE[12])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_EEPROMProgram \
|
|
|
|
|
((uint32_t (*)(uint32_t *pui32Data, \
|
|
|
|
|
uint32_t ui32Address, \
|
|
|
|
|
uint32_t ui32Count))ROM_EEPROMTABLE[13])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_EEPROMProgramNonBlocking \
|
|
|
|
|
((uint32_t (*)(uint32_t ui32Data, \
|
|
|
|
|
uint32_t ui32Address))ROM_EEPROMTABLE[14])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_EEPROMSizeGet \
|
|
|
|
|
((uint32_t (*)(void))ROM_EEPROMTABLE[15])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_EEPROMStatusGet \
|
|
|
|
|
((uint32_t (*)(void))ROM_EEPROMTABLE[16])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_EEPROMInit \
|
|
|
|
|
((uint32_t (*)(void))ROM_EEPROMTABLE[17])
|
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
//*****************************************************************************
|
|
|
|
|
//
|
|
|
|
|
// Macros for calling ROM functions in the EPI API.
|
|
|
|
|
//
|
|
|
|
|
//*****************************************************************************
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_EPIIntStatus \
|
|
|
|
|
((uint32_t (*)(uint32_t ui32Base, \
|
|
|
|
|
bool bMasked))ROM_EPITABLE[0])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_EPIModeSet \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Mode))ROM_EPITABLE[1])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_EPIDividerSet \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Divider))ROM_EPITABLE[2])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_EPIConfigSDRAMSet \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Config, \
|
|
|
|
|
uint32_t ui32Refresh))ROM_EPITABLE[3])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_EPIConfigGPModeSet \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Config, \
|
|
|
|
|
uint32_t ui32FrameCount, \
|
|
|
|
|
uint32_t ui32MaxWait))ROM_EPITABLE[4])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_EPIConfigHB8Set \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Config, \
|
|
|
|
|
uint32_t ui32MaxWait))ROM_EPITABLE[5])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_EPIConfigHB16Set \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Config, \
|
|
|
|
|
uint32_t ui32MaxWait))ROM_EPITABLE[6])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_EPIAddressMapSet \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Map))ROM_EPITABLE[7])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_EPINonBlockingReadConfigure \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Channel, \
|
|
|
|
|
uint32_t ui32DataSize, \
|
|
|
|
|
uint32_t ui32Address))ROM_EPITABLE[8])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_EPINonBlockingReadStart \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Channel, \
|
|
|
|
|
uint32_t ui32Count))ROM_EPITABLE[9])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_EPINonBlockingReadStop \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Channel))ROM_EPITABLE[10])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_EPINonBlockingReadCount \
|
|
|
|
|
((uint32_t (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Channel))ROM_EPITABLE[11])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_EPINonBlockingReadAvail \
|
|
|
|
|
((uint32_t (*)(uint32_t ui32Base))ROM_EPITABLE[12])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_EPINonBlockingReadGet32 \
|
|
|
|
|
((uint32_t (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Count, \
|
|
|
|
|
uint32_t *pui32Buf))ROM_EPITABLE[13])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_EPINonBlockingReadGet16 \
|
|
|
|
|
((uint32_t (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Count, \
|
|
|
|
|
uint16_t *pui16Buf))ROM_EPITABLE[14])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_EPINonBlockingReadGet8 \
|
|
|
|
|
((uint32_t (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Count, \
|
|
|
|
|
uint8_t *pui8Buf))ROM_EPITABLE[15])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_EPIFIFOConfig \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Config))ROM_EPITABLE[16])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_EPIWriteFIFOCountGet \
|
|
|
|
|
((uint32_t (*)(uint32_t ui32Base))ROM_EPITABLE[17])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_EPIIntEnable \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32IntFlags))ROM_EPITABLE[18])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_EPIIntDisable \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32IntFlags))ROM_EPITABLE[19])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_EPIIntErrorStatus \
|
|
|
|
|
((uint32_t (*)(uint32_t ui32Base))ROM_EPITABLE[20])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_EPIIntErrorClear \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32ErrFlags))ROM_EPITABLE[21])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_EPIDividerCSSet \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32CS, \
|
|
|
|
|
uint32_t ui32Divider))ROM_EPITABLE[22])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_EPIDMATxCount \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Count))ROM_EPITABLE[23])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_EPIConfigHB8CSSet \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32CS, \
|
|
|
|
|
uint32_t ui32Config))ROM_EPITABLE[24])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_EPIConfigHB16CSSet \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32CS, \
|
|
|
|
|
uint32_t ui32Config))ROM_EPITABLE[25])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_EPIConfigHB8TimingSet \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32CS, \
|
|
|
|
|
uint32_t ui32Config))ROM_EPITABLE[26])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_EPIConfigHB16TimingSet \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32CS, \
|
|
|
|
|
uint32_t ui32Config))ROM_EPITABLE[27])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_EPIPSRAMConfigRegSet \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32CS, \
|
|
|
|
|
uint32_t ui32CR))ROM_EPITABLE[28])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_EPIPSRAMConfigRegRead \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32CS))ROM_EPITABLE[29])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_EPIPSRAMConfigRegGetNonBlocking \
|
|
|
|
|
((bool (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32CS, \
|
|
|
|
|
uint32_t *pui32CR))ROM_EPITABLE[30])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_EPIPSRAMConfigRegGet \
|
|
|
|
|
((uint32_t (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32CS))ROM_EPITABLE[31])
|
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
//*****************************************************************************
|
|
|
|
|
//
|
|
|
|
|
// Macros for calling ROM functions in the EMAC API.
|
|
|
|
|
//
|
|
|
|
|
//*****************************************************************************
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_EMACIntStatus \
|
|
|
|
|
((uint32_t (*)(uint32_t ui32Base, \
|
|
|
|
|
bool bMasked))ROM_EMACTABLE[0])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_EMACAddrGet \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Index, \
|
|
|
|
|
uint8_t *pui8MACAddr))ROM_EMACTABLE[1])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_EMACAddrSet \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Index, \
|
|
|
|
|
const uint8_t *pui8MACAddr))ROM_EMACTABLE[2])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_EMACConfigGet \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t *pui32Config, \
|
|
|
|
|
uint32_t *pui32Mode, \
|
|
|
|
|
uint32_t *pui32RxMaxFrameSize))ROM_EMACTABLE[3])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_EMACConfigSet \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Config, \
|
|
|
|
|
uint32_t ui32ModeFlags, \
|
|
|
|
|
uint32_t ui32RxMaxFrameSize))ROM_EMACTABLE[4])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_EMACDMAStateGet \
|
|
|
|
|
((uint32_t (*)(uint32_t ui32Base))ROM_EMACTABLE[5])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_EMACFrameFilterGet \
|
|
|
|
|
((uint32_t (*)(uint32_t ui32Base))ROM_EMACTABLE[6])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_EMACFrameFilterSet \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32FilterOpts))ROM_EMACTABLE[7])
|
|
|
|
|
#endif
|
2017-04-25 18:02:51 +08:00
|
|
|
#if defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_EMACInit \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32SysClk, \
|
|
|
|
|
uint32_t ui32BusConfig, \
|
|
|
|
|
uint32_t ui32RxBurst, \
|
|
|
|
|
uint32_t ui32TxBurst, \
|
|
|
|
|
uint32_t ui32DescSkipSize))ROM_EMACTABLE[8])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_EMACIntClear \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32IntFlags))ROM_EMACTABLE[9])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_EMACIntDisable \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32IntFlags))ROM_EMACTABLE[10])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_EMACIntEnable \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32IntFlags))ROM_EMACTABLE[11])
|
|
|
|
|
#endif
|
2017-04-25 18:02:51 +08:00
|
|
|
#if defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_EMACPHYConfigSet \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Config))ROM_EMACTABLE[12])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_EMACPHYPowerOff \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint8_t ui8PhyAddr))ROM_EMACTABLE[13])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_EMACPHYPowerOn \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint8_t ui8PhyAddr))ROM_EMACTABLE[14])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_EMACPHYRead \
|
|
|
|
|
((uint16_t (*)(uint32_t ui32Base, \
|
|
|
|
|
uint8_t ui8PhyAddr, \
|
|
|
|
|
uint8_t ui8RegAddr))ROM_EMACTABLE[15])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_EMACPHYWrite \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint8_t ui8PhyAddr, \
|
|
|
|
|
uint8_t ui8RegAddr, \
|
|
|
|
|
uint16_t ui16Data))ROM_EMACTABLE[16])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_EMACReset \
|
|
|
|
|
((void (*)(uint32_t ui32Base))ROM_EMACTABLE[17])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_EMACRxDisable \
|
|
|
|
|
((void (*)(uint32_t ui32Base))ROM_EMACTABLE[18])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_EMACRxDMACurrentBufferGet \
|
|
|
|
|
((uint8_t * (*)(uint32_t ui32Base))ROM_EMACTABLE[19])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_EMACRxDMACurrentDescriptorGet \
|
|
|
|
|
((tEMACDMADescriptor * (*)(uint32_t ui32Base))ROM_EMACTABLE[20])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_EMACRxDMADescriptorListGet \
|
|
|
|
|
((tEMACDMADescriptor * (*)(uint32_t ui32Base))ROM_EMACTABLE[21])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_EMACRxDMADescriptorListSet \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
tEMACDMADescriptor *pDescriptor))ROM_EMACTABLE[22])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_EMACRxDMAPollDemand \
|
|
|
|
|
((void (*)(uint32_t ui32Base))ROM_EMACTABLE[23])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_EMACRxEnable \
|
|
|
|
|
((void (*)(uint32_t ui32Base))ROM_EMACTABLE[24])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_EMACRxWatchdogTimerSet \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint8_t ui8Timeout))ROM_EMACTABLE[25])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_EMACStatusGet \
|
|
|
|
|
((uint32_t (*)(uint32_t ui32Base))ROM_EMACTABLE[26])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_EMACTxDisable \
|
|
|
|
|
((void (*)(uint32_t ui32Base))ROM_EMACTABLE[27])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_EMACTxDMACurrentBufferGet \
|
|
|
|
|
((uint8_t * (*)(uint32_t ui32Base))ROM_EMACTABLE[28])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_EMACTxDMACurrentDescriptorGet \
|
|
|
|
|
((tEMACDMADescriptor * (*)(uint32_t ui32Base))ROM_EMACTABLE[29])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_EMACTxDMADescriptorListGet \
|
|
|
|
|
((tEMACDMADescriptor * (*)(uint32_t ui32Base))ROM_EMACTABLE[30])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_EMACTxDMADescriptorListSet \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
tEMACDMADescriptor *pDescriptor))ROM_EMACTABLE[31])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_EMACTxDMAPollDemand \
|
|
|
|
|
((void (*)(uint32_t ui32Base))ROM_EMACTABLE[32])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_EMACTxEnable \
|
|
|
|
|
((void (*)(uint32_t ui32Base))ROM_EMACTABLE[33])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_EMACTxFlush \
|
|
|
|
|
((void (*)(uint32_t ui32Base))ROM_EMACTABLE[34])
|
|
|
|
|
#endif
|
2017-04-25 18:02:51 +08:00
|
|
|
#if defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_EMACAddrFilterGet \
|
|
|
|
|
((uint32_t (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Index))ROM_EMACTABLE[35])
|
|
|
|
|
#endif
|
2017-04-25 18:02:51 +08:00
|
|
|
#if defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_EMACAddrFilterSet \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Index, \
|
|
|
|
|
uint32_t ui32Config))ROM_EMACTABLE[36])
|
|
|
|
|
#endif
|
2017-04-25 18:02:51 +08:00
|
|
|
#if defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_EMACHashFilterBitCalculate \
|
|
|
|
|
((uint32_t (*)(uint8_t *pui8MACAddr))ROM_EMACTABLE[37])
|
|
|
|
|
#endif
|
2017-04-25 18:02:51 +08:00
|
|
|
#if defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_EMACHashFilterGet \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t *pui32HashHi, \
|
|
|
|
|
uint32_t *pui32HashLo))ROM_EMACTABLE[38])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_EMACHashFilterSet \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32HashHi, \
|
|
|
|
|
uint32_t ui32HashLo))ROM_EMACTABLE[39])
|
|
|
|
|
#endif
|
2017-04-25 18:02:51 +08:00
|
|
|
#if defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_EMACNumAddrGet \
|
|
|
|
|
((uint32_t (*)(uint32_t ui32Base))ROM_EMACTABLE[40])
|
|
|
|
|
#endif
|
2017-04-25 18:02:51 +08:00
|
|
|
#if defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_EMACPHYExtendedRead \
|
|
|
|
|
((uint16_t (*)(uint32_t ui32Base, \
|
|
|
|
|
uint8_t ui8PhyAddr, \
|
|
|
|
|
uint16_t ui16RegAddr))ROM_EMACTABLE[41])
|
|
|
|
|
#endif
|
2017-04-25 18:02:51 +08:00
|
|
|
#if defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_EMACPHYExtendedWrite \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint8_t ui8PhyAddr, \
|
|
|
|
|
uint16_t ui16RegAddr, \
|
|
|
|
|
uint16_t ui16Data))ROM_EMACTABLE[42])
|
|
|
|
|
#endif
|
2017-04-25 18:02:51 +08:00
|
|
|
#if defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_EMACPowerManagementControlGet \
|
|
|
|
|
((uint32_t (*)(uint32_t ui32Base))ROM_EMACTABLE[43])
|
|
|
|
|
#endif
|
2017-04-25 18:02:51 +08:00
|
|
|
#if defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_EMACPowerManagementControlSet \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Flags))ROM_EMACTABLE[44])
|
|
|
|
|
#endif
|
2017-04-25 18:02:51 +08:00
|
|
|
#if defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_EMACPowerManagementStatusGet \
|
|
|
|
|
((uint32_t (*)(uint32_t ui32Base))ROM_EMACTABLE[45])
|
|
|
|
|
#endif
|
2017-04-25 18:02:51 +08:00
|
|
|
#if defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_EMACRemoteWakeUpFrameFilterGet \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
tEMACWakeUpFrameFilter *pFilter))ROM_EMACTABLE[46])
|
|
|
|
|
#endif
|
2017-04-25 18:02:51 +08:00
|
|
|
#if defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_EMACRemoteWakeUpFrameFilterSet \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
const tEMACWakeUpFrameFilter *pFilter))ROM_EMACTABLE[47])
|
|
|
|
|
#endif
|
2017-04-25 18:02:51 +08:00
|
|
|
#if defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_EMACTimestampAddendSet \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Seconds))ROM_EMACTABLE[48])
|
|
|
|
|
#endif
|
2017-04-25 18:02:51 +08:00
|
|
|
#if defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_EMACTimestampConfigGet \
|
|
|
|
|
((uint32_t (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t *pui32SubSecondInc))ROM_EMACTABLE[49])
|
|
|
|
|
#endif
|
2017-04-25 18:02:51 +08:00
|
|
|
#if defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_EMACTimestampConfigSet \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Config, \
|
|
|
|
|
uint32_t ui32SubSecondInc))ROM_EMACTABLE[50])
|
|
|
|
|
#endif
|
2017-04-25 18:02:51 +08:00
|
|
|
#if defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_EMACTimestampDisable \
|
|
|
|
|
((void (*)(uint32_t ui32Base))ROM_EMACTABLE[51])
|
|
|
|
|
#endif
|
2017-04-25 18:02:51 +08:00
|
|
|
#if defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_EMACTimestampEnable \
|
|
|
|
|
((void (*)(uint32_t ui32Base))ROM_EMACTABLE[52])
|
|
|
|
|
#endif
|
2017-04-25 18:02:51 +08:00
|
|
|
#if defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_EMACTimestampIntStatus \
|
|
|
|
|
((uint32_t (*)(uint32_t ui32Base))ROM_EMACTABLE[53])
|
|
|
|
|
#endif
|
2017-04-25 18:02:51 +08:00
|
|
|
#if defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_EMACTimestampPPSCommand \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint8_t ui8Cmd))ROM_EMACTABLE[54])
|
|
|
|
|
#endif
|
2017-04-25 18:02:51 +08:00
|
|
|
#if defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_EMACTimestampPPSCommandModeSet \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Config))ROM_EMACTABLE[55])
|
|
|
|
|
#endif
|
2017-04-25 18:02:51 +08:00
|
|
|
#if defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_EMACTimestampPPSPeriodSet \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Period, \
|
|
|
|
|
uint32_t ui32Width))ROM_EMACTABLE[56])
|
|
|
|
|
#endif
|
2017-04-25 18:02:51 +08:00
|
|
|
#if defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_EMACTimestampPPSSimpleModeSet \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32FreqConfig))ROM_EMACTABLE[57])
|
|
|
|
|
#endif
|
2017-04-25 18:02:51 +08:00
|
|
|
#if defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_EMACTimestampSysTimeGet \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t *pui32Seconds, \
|
|
|
|
|
uint32_t *pui32SubSeconds))ROM_EMACTABLE[58])
|
|
|
|
|
#endif
|
2017-04-25 18:02:51 +08:00
|
|
|
#if defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_EMACTimestampSysTimeSet \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Seconds, \
|
|
|
|
|
uint32_t ui32SubSeconds))ROM_EMACTABLE[59])
|
|
|
|
|
#endif
|
2017-04-25 18:02:51 +08:00
|
|
|
#if defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_EMACTimestampSysTimeUpdate \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Seconds, \
|
|
|
|
|
uint32_t ui32SubSeconds, \
|
|
|
|
|
bool bInc))ROM_EMACTABLE[60])
|
|
|
|
|
#endif
|
2017-04-25 18:02:51 +08:00
|
|
|
#if defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_EMACTimestampTargetIntDisable \
|
|
|
|
|
((void (*)(uint32_t ui32Base))ROM_EMACTABLE[61])
|
|
|
|
|
#endif
|
2017-04-25 18:02:51 +08:00
|
|
|
#if defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_EMACTimestampTargetIntEnable \
|
|
|
|
|
((void (*)(uint32_t ui32Base))ROM_EMACTABLE[62])
|
|
|
|
|
#endif
|
2017-04-25 18:02:51 +08:00
|
|
|
#if defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_EMACTimestampTargetSet \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Seconds, \
|
|
|
|
|
uint32_t ui32Nanoseconds))ROM_EMACTABLE[63])
|
|
|
|
|
#endif
|
2017-04-25 18:02:51 +08:00
|
|
|
#if defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_EMACVLANHashFilterBitCalculate \
|
|
|
|
|
((uint32_t (*)(uint16_t ui16Tag))ROM_EMACTABLE[64])
|
|
|
|
|
#endif
|
2017-04-25 18:02:51 +08:00
|
|
|
#if defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_EMACVLANHashFilterGet \
|
|
|
|
|
((uint32_t (*)(uint32_t ui32Base))ROM_EMACTABLE[65])
|
|
|
|
|
#endif
|
2017-04-25 18:02:51 +08:00
|
|
|
#if defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_EMACVLANHashFilterSet \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Hash))ROM_EMACTABLE[66])
|
|
|
|
|
#endif
|
2017-04-25 18:02:51 +08:00
|
|
|
#if defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_EMACVLANRxConfigGet \
|
|
|
|
|
((uint32_t (*)(uint32_t ui32Base, \
|
|
|
|
|
uint16_t *pui16Tag))ROM_EMACTABLE[67])
|
|
|
|
|
#endif
|
2017-04-25 18:02:51 +08:00
|
|
|
#if defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_EMACVLANRxConfigSet \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint16_t ui16Tag, \
|
|
|
|
|
uint32_t ui32Config))ROM_EMACTABLE[68])
|
|
|
|
|
#endif
|
2017-04-25 18:02:51 +08:00
|
|
|
#if defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_EMACVLANTxConfigGet \
|
|
|
|
|
((uint32_t (*)(uint32_t ui32Base, \
|
|
|
|
|
uint16_t *pui16Tag))ROM_EMACTABLE[69])
|
|
|
|
|
#endif
|
2017-04-25 18:02:51 +08:00
|
|
|
#if defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_EMACVLANTxConfigSet \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint16_t ui16Tag, \
|
|
|
|
|
uint32_t ui32Config))ROM_EMACTABLE[70])
|
|
|
|
|
#endif
|
2017-04-25 18:02:51 +08:00
|
|
|
#if defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_UpdateEMAC \
|
|
|
|
|
((void (*)(uint32_t ui32Clock))ROM_EMACTABLE[71])
|
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
//*****************************************************************************
|
|
|
|
|
//
|
|
|
|
|
// Macros for calling ROM functions in the Flash API.
|
|
|
|
|
//
|
|
|
|
|
//*****************************************************************************
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_FlashProgram \
|
|
|
|
|
((int32_t (*)(uint32_t *pui32Data, \
|
|
|
|
|
uint32_t ui32Address, \
|
|
|
|
|
uint32_t ui32Count))ROM_FLASHTABLE[0])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_FlashErase \
|
|
|
|
|
((int32_t (*)(uint32_t ui32Address))ROM_FLASHTABLE[3])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_FlashProtectGet \
|
|
|
|
|
((tFlashProtection (*)(uint32_t ui32Address))ROM_FLASHTABLE[4])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_FlashProtectSet \
|
|
|
|
|
((int32_t (*)(uint32_t ui32Address, \
|
|
|
|
|
tFlashProtection eProtect))ROM_FLASHTABLE[5])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_FlashProtectSave \
|
|
|
|
|
((int32_t (*)(void))ROM_FLASHTABLE[6])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_FlashUserGet \
|
|
|
|
|
((int32_t (*)(uint32_t *pui32User0, \
|
|
|
|
|
uint32_t *pui32User1))ROM_FLASHTABLE[7])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_FlashUserSet \
|
|
|
|
|
((int32_t (*)(uint32_t ui32User0, \
|
|
|
|
|
uint32_t ui32User1))ROM_FLASHTABLE[8])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_FlashUserSave \
|
|
|
|
|
((int32_t (*)(void))ROM_FLASHTABLE[9])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_FlashIntEnable \
|
|
|
|
|
((void (*)(uint32_t ui32IntFlags))ROM_FLASHTABLE[10])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_FlashIntDisable \
|
|
|
|
|
((void (*)(uint32_t ui32IntFlags))ROM_FLASHTABLE[11])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_FlashIntStatus \
|
|
|
|
|
((uint32_t (*)(bool bMasked))ROM_FLASHTABLE[12])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_FlashIntClear \
|
|
|
|
|
((void (*)(uint32_t ui32IntFlags))ROM_FLASHTABLE[13])
|
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
//*****************************************************************************
|
|
|
|
|
//
|
|
|
|
|
// Macros for calling ROM functions in the FPU API.
|
|
|
|
|
//
|
|
|
|
|
//*****************************************************************************
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_FPUEnable \
|
|
|
|
|
((void (*)(void))ROM_FPUTABLE[0])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_FPUDisable \
|
|
|
|
|
((void (*)(void))ROM_FPUTABLE[1])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_FPUFlushToZeroModeSet \
|
|
|
|
|
((void (*)(uint32_t ui32Mode))ROM_FPUTABLE[2])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_FPUHalfPrecisionModeSet \
|
|
|
|
|
((void (*)(uint32_t ui32Mode))ROM_FPUTABLE[3])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_FPULazyStackingEnable \
|
|
|
|
|
((void (*)(void))ROM_FPUTABLE[4])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_FPUNaNModeSet \
|
|
|
|
|
((void (*)(uint32_t ui32Mode))ROM_FPUTABLE[5])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_FPURoundingModeSet \
|
|
|
|
|
((void (*)(uint32_t ui32Mode))ROM_FPUTABLE[6])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_FPUStackingDisable \
|
|
|
|
|
((void (*)(void))ROM_FPUTABLE[7])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_FPUStackingEnable \
|
|
|
|
|
((void (*)(void))ROM_FPUTABLE[8])
|
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
//*****************************************************************************
|
|
|
|
|
//
|
|
|
|
|
// Macros for calling ROM functions in the GPIO API.
|
|
|
|
|
//
|
|
|
|
|
//*****************************************************************************
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_GPIOPinWrite \
|
|
|
|
|
((void (*)(uint32_t ui32Port, \
|
|
|
|
|
uint8_t ui8Pins, \
|
|
|
|
|
uint8_t ui8Val))ROM_GPIOTABLE[0])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_GPIODirModeSet \
|
|
|
|
|
((void (*)(uint32_t ui32Port, \
|
|
|
|
|
uint8_t ui8Pins, \
|
|
|
|
|
uint32_t ui32PinIO))ROM_GPIOTABLE[1])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_GPIODirModeGet \
|
|
|
|
|
((uint32_t (*)(uint32_t ui32Port, \
|
|
|
|
|
uint8_t ui8Pin))ROM_GPIOTABLE[2])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_GPIOIntTypeSet \
|
|
|
|
|
((void (*)(uint32_t ui32Port, \
|
|
|
|
|
uint8_t ui8Pins, \
|
|
|
|
|
uint32_t ui32IntType))ROM_GPIOTABLE[3])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_GPIOIntTypeGet \
|
|
|
|
|
((uint32_t (*)(uint32_t ui32Port, \
|
|
|
|
|
uint8_t ui8Pin))ROM_GPIOTABLE[4])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_GPIOPadConfigSet \
|
|
|
|
|
((void (*)(uint32_t ui32Port, \
|
|
|
|
|
uint8_t ui8Pins, \
|
|
|
|
|
uint32_t ui32Strength, \
|
|
|
|
|
uint32_t ui32PadType))ROM_GPIOTABLE[5])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_GPIOPadConfigGet \
|
|
|
|
|
((void (*)(uint32_t ui32Port, \
|
|
|
|
|
uint8_t ui8Pin, \
|
|
|
|
|
uint32_t *pui32Strength, \
|
|
|
|
|
uint32_t *pui32PadType))ROM_GPIOTABLE[6])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_GPIOPinRead \
|
|
|
|
|
((int32_t (*)(uint32_t ui32Port, \
|
|
|
|
|
uint8_t ui8Pins))ROM_GPIOTABLE[11])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_GPIOPinTypeCAN \
|
|
|
|
|
((void (*)(uint32_t ui32Port, \
|
|
|
|
|
uint8_t ui8Pins))ROM_GPIOTABLE[12])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_GPIOPinTypeComparator \
|
|
|
|
|
((void (*)(uint32_t ui32Port, \
|
|
|
|
|
uint8_t ui8Pins))ROM_GPIOTABLE[13])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_GPIOPinTypeGPIOInput \
|
|
|
|
|
((void (*)(uint32_t ui32Port, \
|
|
|
|
|
uint8_t ui8Pins))ROM_GPIOTABLE[14])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_GPIOPinTypeGPIOOutput \
|
|
|
|
|
((void (*)(uint32_t ui32Port, \
|
|
|
|
|
uint8_t ui8Pins))ROM_GPIOTABLE[15])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_GPIOPinTypeI2C \
|
|
|
|
|
((void (*)(uint32_t ui32Port, \
|
|
|
|
|
uint8_t ui8Pins))ROM_GPIOTABLE[16])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_GPIOPinTypePWM \
|
|
|
|
|
((void (*)(uint32_t ui32Port, \
|
|
|
|
|
uint8_t ui8Pins))ROM_GPIOTABLE[17])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_GPIOPinTypeQEI \
|
|
|
|
|
((void (*)(uint32_t ui32Port, \
|
|
|
|
|
uint8_t ui8Pins))ROM_GPIOTABLE[18])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_GPIOPinTypeSSI \
|
|
|
|
|
((void (*)(uint32_t ui32Port, \
|
|
|
|
|
uint8_t ui8Pins))ROM_GPIOTABLE[19])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_GPIOPinTypeTimer \
|
|
|
|
|
((void (*)(uint32_t ui32Port, \
|
|
|
|
|
uint8_t ui8Pins))ROM_GPIOTABLE[20])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_GPIOPinTypeUART \
|
|
|
|
|
((void (*)(uint32_t ui32Port, \
|
|
|
|
|
uint8_t ui8Pins))ROM_GPIOTABLE[21])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_GPIOPinTypeGPIOOutputOD \
|
|
|
|
|
((void (*)(uint32_t ui32Port, \
|
|
|
|
|
uint8_t ui8Pins))ROM_GPIOTABLE[22])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_GPIOPinTypeADC \
|
|
|
|
|
((void (*)(uint32_t ui32Port, \
|
|
|
|
|
uint8_t ui8Pins))ROM_GPIOTABLE[23])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_GPIOPinTypeUSBDigital \
|
|
|
|
|
((void (*)(uint32_t ui32Port, \
|
|
|
|
|
uint8_t ui8Pins))ROM_GPIOTABLE[24])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_GPIOPinConfigure \
|
|
|
|
|
((void (*)(uint32_t ui32PinConfig))ROM_GPIOTABLE[26])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_GPIOPinTypeUSBAnalog \
|
|
|
|
|
((void (*)(uint32_t ui32Port, \
|
|
|
|
|
uint8_t ui8Pins))ROM_GPIOTABLE[28])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_GPIODMATriggerEnable \
|
|
|
|
|
((void (*)(uint32_t ui32Port, \
|
|
|
|
|
uint8_t ui8Pins))ROM_GPIOTABLE[31])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_GPIODMATriggerDisable \
|
|
|
|
|
((void (*)(uint32_t ui32Port, \
|
|
|
|
|
uint8_t ui8Pins))ROM_GPIOTABLE[32])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_GPIOADCTriggerEnable \
|
|
|
|
|
((void (*)(uint32_t ui32Port, \
|
|
|
|
|
uint8_t ui8Pins))ROM_GPIOTABLE[33])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_GPIOADCTriggerDisable \
|
|
|
|
|
((void (*)(uint32_t ui32Port, \
|
|
|
|
|
uint8_t ui8Pins))ROM_GPIOTABLE[34])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_GPIOPinTypeI2CSCL \
|
|
|
|
|
((void (*)(uint32_t ui32Port, \
|
|
|
|
|
uint8_t ui8Pins))ROM_GPIOTABLE[39])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_GPIOPinTypeOneWire \
|
|
|
|
|
((void (*)(uint32_t ui32Port, \
|
|
|
|
|
uint8_t ui8Pins))ROM_GPIOTABLE[44])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_GPIOPinTypeWakeHigh \
|
|
|
|
|
((void (*)(uint32_t ui32Port, \
|
|
|
|
|
uint8_t ui8Pins))ROM_GPIOTABLE[48])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_GPIOPinTypeWakeLow \
|
|
|
|
|
((void (*)(uint32_t ui32Port, \
|
|
|
|
|
uint8_t ui8Pins))ROM_GPIOTABLE[49])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_GPIOIntClear \
|
|
|
|
|
((void (*)(uint32_t ui32Port, \
|
|
|
|
|
uint32_t ui32IntFlags))ROM_GPIOTABLE[51])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_GPIOIntDisable \
|
|
|
|
|
((void (*)(uint32_t ui32Port, \
|
|
|
|
|
uint32_t ui32IntFlags))ROM_GPIOTABLE[52])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_GPIOIntEnable \
|
|
|
|
|
((void (*)(uint32_t ui32Port, \
|
|
|
|
|
uint32_t ui32IntFlags))ROM_GPIOTABLE[53])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_GPIOIntStatus \
|
|
|
|
|
((uint32_t (*)(uint32_t ui32Port, \
|
|
|
|
|
bool bMasked))ROM_GPIOTABLE[54])
|
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
//*****************************************************************************
|
|
|
|
|
//
|
|
|
|
|
// Macros for calling ROM functions in the Hibernate API.
|
|
|
|
|
//
|
|
|
|
|
//*****************************************************************************
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_HibernateIntClear \
|
|
|
|
|
((void (*)(uint32_t ui32IntFlags))ROM_HIBERNATETABLE[0])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_HibernateEnableExpClk \
|
|
|
|
|
((void (*)(uint32_t ui32HibClk))ROM_HIBERNATETABLE[1])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_HibernateDisable \
|
|
|
|
|
((void (*)(void))ROM_HIBERNATETABLE[2])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_HibernateRTCEnable \
|
|
|
|
|
((void (*)(void))ROM_HIBERNATETABLE[4])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_HibernateRTCDisable \
|
|
|
|
|
((void (*)(void))ROM_HIBERNATETABLE[5])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_HibernateWakeSet \
|
|
|
|
|
((void (*)(uint32_t ui32WakeFlags))ROM_HIBERNATETABLE[6])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_HibernateWakeGet \
|
|
|
|
|
((uint32_t (*)(void))ROM_HIBERNATETABLE[7])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_HibernateLowBatSet \
|
|
|
|
|
((void (*)(uint32_t ui32LowBatFlags))ROM_HIBERNATETABLE[8])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_HibernateLowBatGet \
|
|
|
|
|
((uint32_t (*)(void))ROM_HIBERNATETABLE[9])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_HibernateRTCSet \
|
|
|
|
|
((void (*)(uint32_t ui32RTCValue))ROM_HIBERNATETABLE[10])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_HibernateRTCGet \
|
|
|
|
|
((uint32_t (*)(void))ROM_HIBERNATETABLE[11])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_HibernateRTCTrimSet \
|
|
|
|
|
((void (*)(uint32_t ui32Trim))ROM_HIBERNATETABLE[16])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_HibernateRTCTrimGet \
|
|
|
|
|
((uint32_t (*)(void))ROM_HIBERNATETABLE[17])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_HibernateDataSet \
|
|
|
|
|
((void (*)(uint32_t *pui32Data, \
|
|
|
|
|
uint32_t ui32Count))ROM_HIBERNATETABLE[18])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_HibernateDataGet \
|
|
|
|
|
((void (*)(uint32_t *pui32Data, \
|
|
|
|
|
uint32_t ui32Count))ROM_HIBERNATETABLE[19])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_HibernateRequest \
|
|
|
|
|
((void (*)(void))ROM_HIBERNATETABLE[20])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_HibernateIntEnable \
|
|
|
|
|
((void (*)(uint32_t ui32IntFlags))ROM_HIBERNATETABLE[21])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_HibernateIntDisable \
|
|
|
|
|
((void (*)(uint32_t ui32IntFlags))ROM_HIBERNATETABLE[22])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_HibernateIntStatus \
|
|
|
|
|
((uint32_t (*)(bool bMasked))ROM_HIBERNATETABLE[23])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_HibernateIsActive \
|
|
|
|
|
((uint32_t (*)(void))ROM_HIBERNATETABLE[24])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_HibernateRTCSSGet \
|
|
|
|
|
((uint32_t (*)(void))ROM_HIBERNATETABLE[27])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_HibernateClockConfig \
|
|
|
|
|
((void (*)(uint32_t ui32Config))ROM_HIBERNATETABLE[28])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_HibernateBatCheckStart \
|
|
|
|
|
((void (*)(void))ROM_HIBERNATETABLE[29])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_HibernateBatCheckDone \
|
|
|
|
|
((uint32_t (*)(void))ROM_HIBERNATETABLE[30])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_HibernateGPIORetentionEnable \
|
|
|
|
|
((void (*)(void))ROM_HIBERNATETABLE[31])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_HibernateGPIORetentionDisable \
|
|
|
|
|
((void (*)(void))ROM_HIBERNATETABLE[32])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_HibernateGPIORetentionGet \
|
|
|
|
|
((bool (*)(void))ROM_HIBERNATETABLE[33])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_HibernateCounterMode \
|
|
|
|
|
((void (*)(uint32_t ui32Config))ROM_HIBERNATETABLE[34])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RB1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_HibernateCalendarSet \
|
|
|
|
|
((void (*)(struct tm *psTime))ROM_HIBERNATETABLE[35])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_HibernateCalendarGet \
|
|
|
|
|
((int (*)(struct tm *psTime))ROM_HIBERNATETABLE[36])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_HibernateCalendarMatchSet \
|
|
|
|
|
((void (*)(uint32_t ui32Index, \
|
|
|
|
|
struct tm *psTime))ROM_HIBERNATETABLE[37])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_HibernateCalendarMatchGet \
|
|
|
|
|
((void (*)(uint32_t ui32Index, \
|
|
|
|
|
struct tm *psTime))ROM_HIBERNATETABLE[38])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_HibernateTamperDisable \
|
|
|
|
|
((void (*)(void))ROM_HIBERNATETABLE[39])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_HibernateTamperEnable \
|
|
|
|
|
((void (*)(void))ROM_HIBERNATETABLE[40])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_HibernateTamperEventsClear \
|
|
|
|
|
((void (*)(void))ROM_HIBERNATETABLE[41])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_HibernateTamperEventsConfig \
|
|
|
|
|
((void (*)(uint32_t ui32Config))ROM_HIBERNATETABLE[42])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_HibernateTamperEventsGet \
|
|
|
|
|
((bool (*)(uint32_t ui32Index, \
|
|
|
|
|
uint32_t *pui32RTC, \
|
|
|
|
|
uint32_t *pui32Event))ROM_HIBERNATETABLE[43])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_HibernateTamperExtOscValid \
|
|
|
|
|
((bool (*)(void))ROM_HIBERNATETABLE[44])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_HibernateTamperExtOscRecover \
|
|
|
|
|
((void (*)(void))ROM_HIBERNATETABLE[45])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_HibernateTamperIODisable \
|
|
|
|
|
((void (*)(uint32_t ui32Input))ROM_HIBERNATETABLE[46])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_HibernateTamperIOEnable \
|
|
|
|
|
((void (*)(uint32_t ui32Input, \
|
|
|
|
|
uint32_t ui32Config))ROM_HIBERNATETABLE[47])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_HibernateTamperStatusGet \
|
|
|
|
|
((uint32_t (*)(void))ROM_HIBERNATETABLE[48])
|
|
|
|
|
#endif
|
2017-04-25 18:02:51 +08:00
|
|
|
#if defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_HibernateRTCMatchGet \
|
|
|
|
|
((uint32_t (*)(uint32_t ui32Match))ROM_HIBERNATETABLE[49])
|
|
|
|
|
#endif
|
2017-04-25 18:02:51 +08:00
|
|
|
#if defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_HibernateRTCMatchSet \
|
|
|
|
|
((void (*)(uint32_t ui32Match, \
|
|
|
|
|
uint32_t ui32Value))ROM_HIBERNATETABLE[50])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_HibernateRTCSSMatchGet \
|
|
|
|
|
((uint32_t (*)(uint32_t ui32Match))ROM_HIBERNATETABLE[51])
|
|
|
|
|
#endif
|
2017-04-25 18:02:51 +08:00
|
|
|
#if defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_HibernateRTCSSMatchSet \
|
|
|
|
|
((void (*)(uint32_t ui32Match, \
|
|
|
|
|
uint32_t ui32Value))ROM_HIBERNATETABLE[52])
|
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
//*****************************************************************************
|
|
|
|
|
//
|
|
|
|
|
// Macros for calling ROM functions in the I2C API.
|
|
|
|
|
//
|
|
|
|
|
//*****************************************************************************
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_I2CMasterDataPut \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint8_t ui8Data))ROM_I2CTABLE[0])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_I2CMasterInitExpClk \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32I2CClk, \
|
|
|
|
|
bool bFast))ROM_I2CTABLE[1])
|
|
|
|
|
#endif
|
2017-04-25 18:02:51 +08:00
|
|
|
#if defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_I2CSlaveInit \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint8_t ui8SlaveAddr))ROM_I2CTABLE[2])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_I2CMasterEnable \
|
|
|
|
|
((void (*)(uint32_t ui32Base))ROM_I2CTABLE[3])
|
|
|
|
|
#endif
|
2017-04-25 18:02:51 +08:00
|
|
|
#if defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_I2CSlaveEnable \
|
|
|
|
|
((void (*)(uint32_t ui32Base))ROM_I2CTABLE[4])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_I2CMasterDisable \
|
|
|
|
|
((void (*)(uint32_t ui32Base))ROM_I2CTABLE[5])
|
|
|
|
|
#endif
|
2017-04-25 18:02:51 +08:00
|
|
|
#if defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_I2CSlaveDisable \
|
|
|
|
|
((void (*)(uint32_t ui32Base))ROM_I2CTABLE[6])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_I2CMasterIntEnable \
|
|
|
|
|
((void (*)(uint32_t ui32Base))ROM_I2CTABLE[7])
|
|
|
|
|
#endif
|
2017-04-25 18:02:51 +08:00
|
|
|
#if defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_I2CSlaveIntEnable \
|
|
|
|
|
((void (*)(uint32_t ui32Base))ROM_I2CTABLE[8])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_I2CMasterIntDisable \
|
|
|
|
|
((void (*)(uint32_t ui32Base))ROM_I2CTABLE[9])
|
|
|
|
|
#endif
|
2017-04-25 18:02:51 +08:00
|
|
|
#if defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_I2CSlaveIntDisable \
|
|
|
|
|
((void (*)(uint32_t ui32Base))ROM_I2CTABLE[10])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_I2CMasterIntStatus \
|
|
|
|
|
((bool (*)(uint32_t ui32Base, \
|
|
|
|
|
bool bMasked))ROM_I2CTABLE[11])
|
|
|
|
|
#endif
|
2017-04-25 18:02:51 +08:00
|
|
|
#if defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_I2CSlaveIntStatus \
|
|
|
|
|
((bool (*)(uint32_t ui32Base, \
|
|
|
|
|
bool bMasked))ROM_I2CTABLE[12])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_I2CMasterIntClear \
|
|
|
|
|
((void (*)(uint32_t ui32Base))ROM_I2CTABLE[13])
|
|
|
|
|
#endif
|
2017-04-25 18:02:51 +08:00
|
|
|
#if defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_I2CSlaveIntClear \
|
|
|
|
|
((void (*)(uint32_t ui32Base))ROM_I2CTABLE[14])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_I2CMasterSlaveAddrSet \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint8_t ui8SlaveAddr, \
|
|
|
|
|
bool bReceive))ROM_I2CTABLE[15])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_I2CMasterBusy \
|
|
|
|
|
((bool (*)(uint32_t ui32Base))ROM_I2CTABLE[16])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_I2CMasterBusBusy \
|
|
|
|
|
((bool (*)(uint32_t ui32Base))ROM_I2CTABLE[17])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_I2CMasterControl \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Cmd))ROM_I2CTABLE[18])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_I2CMasterErr \
|
|
|
|
|
((uint32_t (*)(uint32_t ui32Base))ROM_I2CTABLE[19])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_I2CMasterDataGet \
|
|
|
|
|
((uint32_t (*)(uint32_t ui32Base))ROM_I2CTABLE[20])
|
|
|
|
|
#endif
|
2017-04-25 18:02:51 +08:00
|
|
|
#if defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_I2CSlaveStatus \
|
|
|
|
|
((uint32_t (*)(uint32_t ui32Base))ROM_I2CTABLE[21])
|
|
|
|
|
#endif
|
2017-04-25 18:02:51 +08:00
|
|
|
#if defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_I2CSlaveDataPut \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint8_t ui8Data))ROM_I2CTABLE[22])
|
|
|
|
|
#endif
|
2017-04-25 18:02:51 +08:00
|
|
|
#if defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_I2CSlaveDataGet \
|
|
|
|
|
((uint32_t (*)(uint32_t ui32Base))ROM_I2CTABLE[23])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_UpdateI2C \
|
|
|
|
|
((void (*)(void))ROM_I2CTABLE[24])
|
|
|
|
|
#endif
|
2017-04-25 18:02:51 +08:00
|
|
|
#if defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_I2CSlaveIntEnableEx \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32IntFlags))ROM_I2CTABLE[25])
|
|
|
|
|
#endif
|
2017-04-25 18:02:51 +08:00
|
|
|
#if defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_I2CSlaveIntDisableEx \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32IntFlags))ROM_I2CTABLE[26])
|
|
|
|
|
#endif
|
2017-04-25 18:02:51 +08:00
|
|
|
#if defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_I2CSlaveIntStatusEx \
|
|
|
|
|
((uint32_t (*)(uint32_t ui32Base, \
|
|
|
|
|
bool bMasked))ROM_I2CTABLE[27])
|
|
|
|
|
#endif
|
2017-04-25 18:02:51 +08:00
|
|
|
#if defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_I2CSlaveIntClearEx \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32IntFlags))ROM_I2CTABLE[28])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_I2CMasterIntEnableEx \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32IntFlags))ROM_I2CTABLE[29])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_I2CMasterIntDisableEx \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32IntFlags))ROM_I2CTABLE[30])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_I2CMasterIntStatusEx \
|
|
|
|
|
((uint32_t (*)(uint32_t ui32Base, \
|
|
|
|
|
bool bMasked))ROM_I2CTABLE[31])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_I2CMasterIntClearEx \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32IntFlags))ROM_I2CTABLE[32])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_I2CMasterTimeoutSet \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Value))ROM_I2CTABLE[33])
|
|
|
|
|
#endif
|
2017-04-25 18:02:51 +08:00
|
|
|
#if defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_I2CSlaveACKOverride \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
bool bEnable))ROM_I2CTABLE[34])
|
|
|
|
|
#endif
|
2017-04-25 18:02:51 +08:00
|
|
|
#if defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_I2CSlaveACKValueSet \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
bool bACK))ROM_I2CTABLE[35])
|
|
|
|
|
#endif
|
2017-04-25 18:02:51 +08:00
|
|
|
#if defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_I2CSlaveAddressSet \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint8_t ui8AddrNum, \
|
|
|
|
|
uint8_t ui8SlaveAddr))ROM_I2CTABLE[37])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_I2CMasterLineStateGet \
|
|
|
|
|
((uint32_t (*)(uint32_t ui32Base))ROM_I2CTABLE[38])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_I2CTxFIFOConfigSet \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Config))ROM_I2CTABLE[39])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_I2CTxFIFOFlush \
|
|
|
|
|
((void (*)(uint32_t ui32Base))ROM_I2CTABLE[40])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_I2CRxFIFOConfigSet \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Config))ROM_I2CTABLE[41])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_I2CRxFIFOFlush \
|
|
|
|
|
((void (*)(uint32_t ui32Base))ROM_I2CTABLE[42])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_I2CFIFOStatus \
|
|
|
|
|
((uint32_t (*)(uint32_t ui32Base))ROM_I2CTABLE[43])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_I2CFIFODataPut \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint8_t ui8Data))ROM_I2CTABLE[44])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_I2CFIFODataPutNonBlocking \
|
|
|
|
|
((uint32_t (*)(uint32_t ui32Base, \
|
|
|
|
|
uint8_t ui8Data))ROM_I2CTABLE[45])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_I2CFIFODataGet \
|
|
|
|
|
((uint32_t (*)(uint32_t ui32Base))ROM_I2CTABLE[46])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_I2CFIFODataGetNonBlocking \
|
|
|
|
|
((uint32_t (*)(uint32_t ui32Base, \
|
|
|
|
|
uint8_t *pui8Data))ROM_I2CTABLE[47])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_I2CMasterBurstLengthSet \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint8_t ui8Length))ROM_I2CTABLE[48])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_I2CMasterBurstCountGet \
|
|
|
|
|
((uint32_t (*)(uint32_t ui32Base))ROM_I2CTABLE[49])
|
|
|
|
|
#endif
|
2017-04-25 18:02:51 +08:00
|
|
|
#if defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_I2CSlaveFIFODisable \
|
|
|
|
|
((void (*)(uint32_t ui32Base))ROM_I2CTABLE[50])
|
|
|
|
|
#endif
|
2017-04-25 18:02:51 +08:00
|
|
|
#if defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_I2CSlaveFIFOEnable \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Config))ROM_I2CTABLE[51])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_I2CMasterGlitchFilterConfigSet \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Config))ROM_I2CTABLE[54])
|
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
//*****************************************************************************
|
|
|
|
|
//
|
|
|
|
|
// Macros for calling ROM functions in the Interrupt API.
|
|
|
|
|
//
|
|
|
|
|
//*****************************************************************************
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_IntEnable \
|
|
|
|
|
((void (*)(uint32_t ui32Interrupt))ROM_INTERRUPTTABLE[0])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_IntMasterEnable \
|
|
|
|
|
((bool (*)(void))ROM_INTERRUPTTABLE[1])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_IntMasterDisable \
|
|
|
|
|
((bool (*)(void))ROM_INTERRUPTTABLE[2])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_IntDisable \
|
|
|
|
|
((void (*)(uint32_t ui32Interrupt))ROM_INTERRUPTTABLE[3])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_IntPriorityGroupingSet \
|
|
|
|
|
((void (*)(uint32_t ui32Bits))ROM_INTERRUPTTABLE[4])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_IntPriorityGroupingGet \
|
|
|
|
|
((uint32_t (*)(void))ROM_INTERRUPTTABLE[5])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_IntPrioritySet \
|
|
|
|
|
((void (*)(uint32_t ui32Interrupt, \
|
|
|
|
|
uint8_t ui8Priority))ROM_INTERRUPTTABLE[6])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_IntPriorityGet \
|
|
|
|
|
((int32_t (*)(uint32_t ui32Interrupt))ROM_INTERRUPTTABLE[7])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_IntPendSet \
|
|
|
|
|
((void (*)(uint32_t ui32Interrupt))ROM_INTERRUPTTABLE[8])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_IntPendClear \
|
|
|
|
|
((void (*)(uint32_t ui32Interrupt))ROM_INTERRUPTTABLE[9])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_IntPriorityMaskSet \
|
|
|
|
|
((void (*)(uint32_t ui32PriorityMask))ROM_INTERRUPTTABLE[10])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_IntPriorityMaskGet \
|
|
|
|
|
((uint32_t (*)(void))ROM_INTERRUPTTABLE[11])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RB1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_IntIsEnabled \
|
|
|
|
|
((uint32_t (*)(uint32_t ui32Interrupt))ROM_INTERRUPTTABLE[12])
|
|
|
|
|
#endif
|
2017-04-25 18:02:51 +08:00
|
|
|
#if defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_IntTrigger \
|
|
|
|
|
((void (*)(uint32_t ui32Interrupt))ROM_INTERRUPTTABLE[13])
|
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
//*****************************************************************************
|
|
|
|
|
//
|
|
|
|
|
// Macros for calling ROM functions in the LCD API.
|
|
|
|
|
//
|
|
|
|
|
//*****************************************************************************
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_LCDIntStatus \
|
|
|
|
|
((uint32_t (*)(uint32_t ui32Base, \
|
|
|
|
|
bool bMasked))ROM_LCDTABLE[0])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_LCDClockReset \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Clocks))ROM_LCDTABLE[1])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_LCDDMAConfigSet \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Config))ROM_LCDTABLE[2])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_LCDIDDCommandWrite \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32CS, \
|
|
|
|
|
uint16_t ui16Cmd))ROM_LCDTABLE[3])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_LCDIDDConfigSet \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Config))ROM_LCDTABLE[4])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_LCDIDDDataRead \
|
|
|
|
|
((uint16_t (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32CS))ROM_LCDTABLE[5])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_LCDIDDDataWrite \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32CS, \
|
|
|
|
|
uint16_t ui16Data))ROM_LCDTABLE[6])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_LCDIDDDMADisable \
|
|
|
|
|
((void (*)(uint32_t ui32Base))ROM_LCDTABLE[7])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_LCDIDDDMAWrite \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32CS, \
|
|
|
|
|
const uint32_t *pui32Data, \
|
|
|
|
|
uint32_t ui32Count))ROM_LCDTABLE[8])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_LCDIDDIndexedRead \
|
|
|
|
|
((uint16_t (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32CS, \
|
|
|
|
|
uint16_t ui16Addr))ROM_LCDTABLE[9])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_LCDIDDIndexedWrite \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32CS, \
|
|
|
|
|
uint16_t ui16Addr, \
|
|
|
|
|
uint16_t ui16Data))ROM_LCDTABLE[10])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_LCDIDDStatusRead \
|
|
|
|
|
((uint16_t (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32CS))ROM_LCDTABLE[11])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_LCDIDDTimingSet \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32CS, \
|
|
|
|
|
const tLCDIDDTiming *pTiming))ROM_LCDTABLE[12])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_LCDIntClear \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32IntFlags))ROM_LCDTABLE[13])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_LCDIntDisable \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32IntFlags))ROM_LCDTABLE[14])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_LCDIntEnable \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32IntFlags))ROM_LCDTABLE[15])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_LCDModeSet \
|
|
|
|
|
((uint32_t (*)(uint32_t ui32Base, \
|
|
|
|
|
uint8_t ui8Mode, \
|
|
|
|
|
uint32_t ui32PixClk, \
|
|
|
|
|
uint32_t ui32SysClk))ROM_LCDTABLE[16])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_LCDRasterACBiasIntCountSet \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint8_t ui8Count))ROM_LCDTABLE[17])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_LCDRasterConfigSet \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Config, \
|
|
|
|
|
uint8_t ui8PalLoadDelay))ROM_LCDTABLE[18])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_LCDRasterDisable \
|
|
|
|
|
((void (*)(uint32_t ui32Base))ROM_LCDTABLE[19])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_LCDRasterEnable \
|
|
|
|
|
((void (*)(uint32_t ui32Base))ROM_LCDTABLE[20])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_LCDRasterFrameBufferSet \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint8_t ui8Buffer, \
|
|
|
|
|
uint32_t *pui32Addr, \
|
|
|
|
|
uint32_t ui32NumBytes))ROM_LCDTABLE[21])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_LCDRasterPaletteSet \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Type, \
|
|
|
|
|
uint32_t *pui32PalAddr, \
|
|
|
|
|
const uint32_t *pui32SrcColors, \
|
|
|
|
|
uint32_t ui32Start, \
|
|
|
|
|
uint32_t ui32Count))ROM_LCDTABLE[22])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_LCDRasterSubPanelConfigSet \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Flags, \
|
|
|
|
|
uint32_t ui32BottomLines, \
|
|
|
|
|
uint32_t ui32DefaultPixel))ROM_LCDTABLE[23])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_LCDRasterSubPanelDisable \
|
|
|
|
|
((void (*)(uint32_t ui32Base))ROM_LCDTABLE[24])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_LCDRasterSubPanelEnable \
|
|
|
|
|
((void (*)(uint32_t ui32Base))ROM_LCDTABLE[25])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_LCDRasterTimingSet \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
const tLCDRasterTiming *pTiming))ROM_LCDTABLE[26])
|
|
|
|
|
#endif
|
2017-04-25 18:02:51 +08:00
|
|
|
#if defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_LCDRasterEnabled \
|
|
|
|
|
((bool (*)(uint32_t ui32Base))ROM_LCDTABLE[27])
|
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
//*****************************************************************************
|
|
|
|
|
//
|
|
|
|
|
// Macros for calling ROM functions in the MPU API.
|
|
|
|
|
//
|
|
|
|
|
//*****************************************************************************
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_MPUEnable \
|
|
|
|
|
((void (*)(uint32_t ui32MPUConfig))ROM_MPUTABLE[0])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_MPUDisable \
|
|
|
|
|
((void (*)(void))ROM_MPUTABLE[1])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_MPURegionCountGet \
|
|
|
|
|
((uint32_t (*)(void))ROM_MPUTABLE[2])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_MPURegionEnable \
|
|
|
|
|
((void (*)(uint32_t ui32Region))ROM_MPUTABLE[3])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_MPURegionDisable \
|
|
|
|
|
((void (*)(uint32_t ui32Region))ROM_MPUTABLE[4])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_MPURegionSet \
|
|
|
|
|
((void (*)(uint32_t ui32Region, \
|
|
|
|
|
uint32_t ui32Addr, \
|
|
|
|
|
uint32_t ui32Flags))ROM_MPUTABLE[5])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_MPURegionGet \
|
|
|
|
|
((void (*)(uint32_t ui32Region, \
|
|
|
|
|
uint32_t *pui32Addr, \
|
|
|
|
|
uint32_t *pui32Flags))ROM_MPUTABLE[6])
|
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
//*****************************************************************************
|
|
|
|
|
//
|
|
|
|
|
// Macros for calling ROM functions in the OneWire API.
|
|
|
|
|
//
|
|
|
|
|
//*****************************************************************************
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_OneWireIntStatus \
|
|
|
|
|
((uint32_t (*)(uint32_t ui32Base, \
|
|
|
|
|
bool bMasked))ROM_ONEWIRETABLE[0])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_OneWireBusReset \
|
|
|
|
|
((void (*)(uint32_t ui32Base))ROM_ONEWIRETABLE[1])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_OneWireBusStatus \
|
|
|
|
|
((uint32_t (*)(uint32_t ui32Base))ROM_ONEWIRETABLE[2])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_OneWireDataGet \
|
|
|
|
|
((void (*)(uint32_t u3i2Base, \
|
|
|
|
|
uint32_t *pui32Data))ROM_ONEWIRETABLE[3])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_OneWireDataGetNonBlocking \
|
|
|
|
|
((bool (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t *pui32Data))ROM_ONEWIRETABLE[4])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_OneWireInit \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32InitFlags))ROM_ONEWIRETABLE[5])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_OneWireIntClear \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32IntFlags))ROM_ONEWIRETABLE[6])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_OneWireIntDisable \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32IntFlags))ROM_ONEWIRETABLE[7])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_OneWireIntEnable \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32IntFlags))ROM_ONEWIRETABLE[8])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_OneWireTransaction \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32OpFlags, \
|
|
|
|
|
uint32_t ui32Data, \
|
|
|
|
|
uint32_t ui32BitCnt))ROM_ONEWIRETABLE[9])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_OneWireDMADisable \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32DMAFlags))ROM_ONEWIRETABLE[10])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_OneWireDMAEnable \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32DMAFlags))ROM_ONEWIRETABLE[11])
|
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
//*****************************************************************************
|
|
|
|
|
//
|
|
|
|
|
// Macros for calling ROM functions in the PWM API.
|
|
|
|
|
//
|
|
|
|
|
//*****************************************************************************
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_PWMPulseWidthSet \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32PWMOut, \
|
|
|
|
|
uint32_t ui32Width))ROM_PWMTABLE[0])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_PWMGenConfigure \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Gen, \
|
|
|
|
|
uint32_t ui32Config))ROM_PWMTABLE[1])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_PWMGenPeriodSet \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Gen, \
|
|
|
|
|
uint32_t ui32Period))ROM_PWMTABLE[2])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_PWMGenPeriodGet \
|
|
|
|
|
((uint32_t (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Gen))ROM_PWMTABLE[3])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_PWMGenEnable \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Gen))ROM_PWMTABLE[4])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_PWMGenDisable \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Gen))ROM_PWMTABLE[5])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_PWMPulseWidthGet \
|
|
|
|
|
((uint32_t (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32PWMOut))ROM_PWMTABLE[6])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_PWMDeadBandEnable \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Gen, \
|
|
|
|
|
uint16_t ui16Rise, \
|
|
|
|
|
uint16_t ui16Fall))ROM_PWMTABLE[7])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_PWMDeadBandDisable \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Gen))ROM_PWMTABLE[8])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_PWMSyncUpdate \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32GenBits))ROM_PWMTABLE[9])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_PWMSyncTimeBase \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32GenBits))ROM_PWMTABLE[10])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_PWMOutputState \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32PWMOutBits, \
|
|
|
|
|
bool bEnable))ROM_PWMTABLE[11])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_PWMOutputInvert \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32PWMOutBits, \
|
|
|
|
|
bool bInvert))ROM_PWMTABLE[12])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_PWMOutputFault \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32PWMOutBits, \
|
|
|
|
|
bool bFaultSuppress))ROM_PWMTABLE[13])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_PWMGenIntTrigEnable \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Gen, \
|
|
|
|
|
uint32_t ui32IntTrig))ROM_PWMTABLE[14])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_PWMGenIntTrigDisable \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Gen, \
|
|
|
|
|
uint32_t ui32IntTrig))ROM_PWMTABLE[15])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_PWMGenIntStatus \
|
|
|
|
|
((uint32_t (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Gen, \
|
|
|
|
|
bool bMasked))ROM_PWMTABLE[16])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_PWMGenIntClear \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Gen, \
|
|
|
|
|
uint32_t ui32Ints))ROM_PWMTABLE[17])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_PWMIntEnable \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32GenFault))ROM_PWMTABLE[18])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_PWMIntDisable \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32GenFault))ROM_PWMTABLE[19])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_PWMFaultIntClear \
|
|
|
|
|
((void (*)(uint32_t ui32Base))ROM_PWMTABLE[20])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_PWMIntStatus \
|
|
|
|
|
((uint32_t (*)(uint32_t ui32Base, \
|
|
|
|
|
bool bMasked))ROM_PWMTABLE[21])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_PWMOutputFaultLevel \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32PWMOutBits, \
|
|
|
|
|
bool bDriveHigh))ROM_PWMTABLE[22])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_PWMFaultIntClearExt \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32FaultInts))ROM_PWMTABLE[23])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_PWMGenFaultConfigure \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Gen, \
|
|
|
|
|
uint32_t ui32MinFaultPeriod, \
|
|
|
|
|
uint32_t ui32FaultSenses))ROM_PWMTABLE[24])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_PWMGenFaultTriggerSet \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Gen, \
|
|
|
|
|
uint32_t ui32Group, \
|
|
|
|
|
uint32_t ui32FaultTriggers))ROM_PWMTABLE[25])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_PWMGenFaultTriggerGet \
|
|
|
|
|
((uint32_t (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Gen, \
|
|
|
|
|
uint32_t ui32Group))ROM_PWMTABLE[26])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_PWMGenFaultStatus \
|
|
|
|
|
((uint32_t (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Gen, \
|
|
|
|
|
uint32_t ui32Group))ROM_PWMTABLE[27])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_PWMGenFaultClear \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Gen, \
|
|
|
|
|
uint32_t ui32Group, \
|
|
|
|
|
uint32_t ui32FaultTriggers))ROM_PWMTABLE[28])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_PWMClockSet \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Config))ROM_PWMTABLE[29])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_PWMClockGet \
|
|
|
|
|
((uint32_t (*)(uint32_t ui32Base))ROM_PWMTABLE[30])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RB1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_PWMOutputUpdateMode \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32PWMOutBits, \
|
|
|
|
|
uint32_t ui32Mode))ROM_PWMTABLE[31])
|
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
//*****************************************************************************
|
|
|
|
|
//
|
|
|
|
|
// Macros for calling ROM functions in the QEI API.
|
|
|
|
|
//
|
|
|
|
|
//*****************************************************************************
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_QEIPositionGet \
|
|
|
|
|
((uint32_t (*)(uint32_t ui32Base))ROM_QEITABLE[0])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_QEIEnable \
|
|
|
|
|
((void (*)(uint32_t ui32Base))ROM_QEITABLE[1])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_QEIDisable \
|
|
|
|
|
((void (*)(uint32_t ui32Base))ROM_QEITABLE[2])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_QEIConfigure \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Config, \
|
|
|
|
|
uint32_t ui32MaxPosition))ROM_QEITABLE[3])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_QEIPositionSet \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Position))ROM_QEITABLE[4])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_QEIDirectionGet \
|
|
|
|
|
((int32_t (*)(uint32_t ui32Base))ROM_QEITABLE[5])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_QEIErrorGet \
|
|
|
|
|
((bool (*)(uint32_t ui32Base))ROM_QEITABLE[6])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_QEIVelocityEnable \
|
|
|
|
|
((void (*)(uint32_t ui32Base))ROM_QEITABLE[7])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_QEIVelocityDisable \
|
|
|
|
|
((void (*)(uint32_t ui32Base))ROM_QEITABLE[8])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_QEIVelocityConfigure \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32PreDiv, \
|
|
|
|
|
uint32_t ui32Period))ROM_QEITABLE[9])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_QEIVelocityGet \
|
|
|
|
|
((uint32_t (*)(uint32_t ui32Base))ROM_QEITABLE[10])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_QEIIntEnable \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32IntFlags))ROM_QEITABLE[11])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_QEIIntDisable \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32IntFlags))ROM_QEITABLE[12])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_QEIIntStatus \
|
|
|
|
|
((uint32_t (*)(uint32_t ui32Base, \
|
|
|
|
|
bool bMasked))ROM_QEITABLE[13])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_QEIIntClear \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32IntFlags))ROM_QEITABLE[14])
|
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
//*****************************************************************************
|
|
|
|
|
//
|
|
|
|
|
// Macros for calling ROM functions in the SHAMD5 API.
|
|
|
|
|
//
|
|
|
|
|
//*****************************************************************************
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_SHAMD5IntStatus \
|
|
|
|
|
((uint32_t (*)(uint32_t ui32Base, \
|
|
|
|
|
bool bMasked))ROM_SHAMD5TABLE[0])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_SHAMD5ConfigSet \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Mode))ROM_SHAMD5TABLE[1])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_SHAMD5DataProcess \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t *pui32DataSrc, \
|
|
|
|
|
uint32_t ui32DataLength, \
|
|
|
|
|
uint32_t *pui32HashResult))ROM_SHAMD5TABLE[2])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_SHAMD5DataWrite \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t *pui32Src))ROM_SHAMD5TABLE[3])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_SHAMD5DataWriteNonBlocking \
|
|
|
|
|
((bool (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t *pui32Src))ROM_SHAMD5TABLE[4])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_SHAMD5DMADisable \
|
|
|
|
|
((void (*)(uint32_t ui32Base))ROM_SHAMD5TABLE[5])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_SHAMD5DMAEnable \
|
|
|
|
|
((void (*)(uint32_t ui32Base))ROM_SHAMD5TABLE[6])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_SHAMD5HashLengthSet \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Length))ROM_SHAMD5TABLE[7])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_SHAMD5HMACKeySet \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t *pui32Src))ROM_SHAMD5TABLE[8])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_SHAMD5HMACPPKeyGenerate \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t *pui32Key, \
|
|
|
|
|
uint32_t *pui32PPKey))ROM_SHAMD5TABLE[9])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_SHAMD5HMACPPKeySet \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t *pui32Src))ROM_SHAMD5TABLE[10])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_SHAMD5HMACProcess \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t *pui32DataSrc, \
|
|
|
|
|
uint32_t ui32DataLength, \
|
|
|
|
|
uint32_t *pui32HashResult))ROM_SHAMD5TABLE[11])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_SHAMD5IntClear \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32IntFlags))ROM_SHAMD5TABLE[12])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_SHAMD5IntDisable \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32IntFlags))ROM_SHAMD5TABLE[13])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_SHAMD5IntEnable \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32IntFlags))ROM_SHAMD5TABLE[14])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_SHAMD5Reset \
|
|
|
|
|
((void (*)(uint32_t ui32Base))ROM_SHAMD5TABLE[15])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_SHAMD5ResultRead \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t *pui32Dest))ROM_SHAMD5TABLE[16])
|
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
//*****************************************************************************
|
|
|
|
|
//
|
|
|
|
|
// Macros for calling ROM functions in the SMBus API.
|
|
|
|
|
//
|
|
|
|
|
//*****************************************************************************
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_SMBusMasterIntProcess \
|
|
|
|
|
((tSMBusStatus (*)(tSMBus *psSMBus))ROM_SMBUSTABLE[0])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_SMBusARPDisable \
|
|
|
|
|
((void (*)(tSMBus *psSMBus))ROM_SMBUSTABLE[1])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_SMBusARPEnable \
|
|
|
|
|
((void (*)(tSMBus *psSMBus))ROM_SMBUSTABLE[2])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_SMBusARPUDIDPacketDecode \
|
|
|
|
|
((void (*)(tSMBusUDID *pUDID, \
|
|
|
|
|
uint8_t *pui8Address, \
|
|
|
|
|
uint8_t *pui8Data))ROM_SMBUSTABLE[3])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_SMBusARPUDIDPacketEncode \
|
|
|
|
|
((void (*)(tSMBusUDID *pUDID, \
|
|
|
|
|
uint8_t ui8Address, \
|
|
|
|
|
uint8_t *pui8Data))ROM_SMBUSTABLE[4])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_SMBusMasterARPAssignAddress \
|
|
|
|
|
((tSMBusStatus (*)(tSMBus *psSMBus, \
|
|
|
|
|
uint8_t *pui8Data))ROM_SMBUSTABLE[5])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_SMBusMasterARPGetUDIDDir \
|
|
|
|
|
((tSMBusStatus (*)(tSMBus *psSMBus, \
|
|
|
|
|
uint8_t ui8TargetAddress, \
|
|
|
|
|
uint8_t *pui8Data))ROM_SMBUSTABLE[6])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_SMBusMasterARPGetUDIDGen \
|
|
|
|
|
((tSMBusStatus (*)(tSMBus *psSMBus, \
|
|
|
|
|
uint8_t *pui8Data))ROM_SMBUSTABLE[7])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_SMBusMasterARPNotifyMaster \
|
|
|
|
|
((tSMBusStatus (*)(tSMBus *psSMBus, \
|
|
|
|
|
uint8_t *pui8Data))ROM_SMBUSTABLE[8])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_SMBusMasterARPPrepareToARP \
|
|
|
|
|
((tSMBusStatus (*)(tSMBus *psSMBus))ROM_SMBUSTABLE[9])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_SMBusMasterARPResetDeviceDir \
|
|
|
|
|
((tSMBusStatus (*)(tSMBus *psSMBus, \
|
|
|
|
|
uint8_t ui8TargetAddress))ROM_SMBUSTABLE[10])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_SMBusMasterARPResetDeviceGen \
|
|
|
|
|
((tSMBusStatus (*)(tSMBus *psSMBus))ROM_SMBUSTABLE[11])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_SMBusMasterBlockProcessCall \
|
|
|
|
|
((tSMBusStatus (*)(tSMBus *psSMBus, \
|
|
|
|
|
uint8_t ui8TargetAddress, \
|
|
|
|
|
uint8_t ui8Command, \
|
|
|
|
|
uint8_t *pui8TxData, \
|
|
|
|
|
uint8_t ui8TxSize, \
|
|
|
|
|
uint8_t *pui8RxData))ROM_SMBUSTABLE[12])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_SMBusMasterBlockRead \
|
|
|
|
|
((tSMBusStatus (*)(tSMBus *psSMBus, \
|
|
|
|
|
uint8_t ui8TargetAddress, \
|
|
|
|
|
uint8_t ui8Command, \
|
|
|
|
|
uint8_t *pui8Data))ROM_SMBUSTABLE[13])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_SMBusMasterBlockWrite \
|
|
|
|
|
((tSMBusStatus (*)(tSMBus *psSMBus, \
|
|
|
|
|
uint8_t ui8TargetAddress, \
|
|
|
|
|
uint8_t ui8Command, \
|
|
|
|
|
uint8_t *pui8Data, \
|
|
|
|
|
uint8_t ui8Size))ROM_SMBUSTABLE[14])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_SMBusMasterByteReceive \
|
|
|
|
|
((tSMBusStatus (*)(tSMBus *psSMBus, \
|
|
|
|
|
uint8_t ui8TargetAddress, \
|
|
|
|
|
uint8_t *pui8Data))ROM_SMBUSTABLE[15])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_SMBusMasterByteSend \
|
|
|
|
|
((tSMBusStatus (*)(tSMBus *psSMBus, \
|
|
|
|
|
uint8_t ui8TargetAddress, \
|
|
|
|
|
uint8_t ui8Data))ROM_SMBUSTABLE[16])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_SMBusMasterByteWordRead \
|
|
|
|
|
((tSMBusStatus (*)(tSMBus *psSMBus, \
|
|
|
|
|
uint8_t ui8TargetAddress, \
|
|
|
|
|
uint8_t ui8Command, \
|
|
|
|
|
uint8_t *pui8Data, \
|
|
|
|
|
uint8_t ui8Size))ROM_SMBUSTABLE[17])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_SMBusMasterByteWordWrite \
|
|
|
|
|
((tSMBusStatus (*)(tSMBus *psSMBus, \
|
|
|
|
|
uint8_t ui8TargetAddress, \
|
|
|
|
|
uint8_t ui8Command, \
|
|
|
|
|
uint8_t *pui8Data, \
|
|
|
|
|
uint8_t ui8Size))ROM_SMBUSTABLE[18])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_SMBusMasterHostNotify \
|
|
|
|
|
((tSMBusStatus (*)(tSMBus *psSMBus, \
|
|
|
|
|
uint8_t ui8OwnSlaveAddress, \
|
|
|
|
|
uint8_t *pui8Data))ROM_SMBUSTABLE[19])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_SMBusMasterI2CRead \
|
|
|
|
|
((tSMBusStatus (*)(tSMBus *psSMBus, \
|
|
|
|
|
uint8_t ui8TargetAddress, \
|
|
|
|
|
uint8_t *pui8Data, \
|
|
|
|
|
uint8_t ui8Size))ROM_SMBUSTABLE[20])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_SMBusMasterI2CWrite \
|
|
|
|
|
((tSMBusStatus (*)(tSMBus *psSMBus, \
|
|
|
|
|
uint8_t ui8TargetAddress, \
|
|
|
|
|
uint8_t *pui8Data, \
|
|
|
|
|
uint8_t ui8Size))ROM_SMBUSTABLE[21])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_SMBusMasterI2CWriteRead \
|
|
|
|
|
((tSMBusStatus (*)(tSMBus *psSMBus, \
|
|
|
|
|
uint8_t ui8TargetAddress, \
|
|
|
|
|
uint8_t *pui8TxData, \
|
|
|
|
|
uint8_t ui8TxSize, \
|
|
|
|
|
uint8_t *pui8RxData, \
|
|
|
|
|
uint8_t ui8RxSize))ROM_SMBUSTABLE[22])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_SMBusMasterInit \
|
|
|
|
|
((void (*)(tSMBus *psSMBus, \
|
|
|
|
|
uint32_t ui32I2CBase, \
|
|
|
|
|
uint32_t ui32SMBusClock))ROM_SMBUSTABLE[23])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_SMBusMasterIntEnable \
|
|
|
|
|
((void (*)(tSMBus *psSMBus))ROM_SMBUSTABLE[24])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_SMBusMasterProcessCall \
|
|
|
|
|
((tSMBusStatus (*)(tSMBus *psSMBus, \
|
|
|
|
|
uint8_t ui8TargetAddress, \
|
|
|
|
|
uint8_t ui8Command, \
|
|
|
|
|
uint8_t *pui8TxData, \
|
|
|
|
|
uint8_t *pui8RxData))ROM_SMBUSTABLE[25])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_SMBusMasterQuickCommand \
|
|
|
|
|
((tSMBusStatus (*)(tSMBus *psSMBus, \
|
|
|
|
|
uint8_t ui8TargetAddress, \
|
|
|
|
|
bool bData))ROM_SMBUSTABLE[26])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_SMBusPECDisable \
|
|
|
|
|
((void (*)(tSMBus *psSMBus))ROM_SMBUSTABLE[27])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_SMBusPECEnable \
|
|
|
|
|
((void (*)(tSMBus *psSMBus))ROM_SMBUSTABLE[28])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_SMBusRxPacketSizeGet \
|
|
|
|
|
((uint8_t (*)(tSMBus *psSMBus))ROM_SMBUSTABLE[29])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_SMBusSlaveACKSend \
|
|
|
|
|
((void (*)(tSMBus *psSMBus, \
|
|
|
|
|
bool bACK))ROM_SMBUSTABLE[30])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_SMBusSlaveAddressSet \
|
|
|
|
|
((void (*)(tSMBus *psSMBus, \
|
|
|
|
|
uint8_t ui8AddressNum, \
|
|
|
|
|
uint8_t ui8SlaveAddress))ROM_SMBUSTABLE[31])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_SMBusSlaveARPFlagARGet \
|
|
|
|
|
((bool (*)(tSMBus *psSMBus))ROM_SMBUSTABLE[32])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_SMBusSlaveARPFlagARSet \
|
|
|
|
|
((void (*)(tSMBus *psSMBus, \
|
|
|
|
|
bool bValue))ROM_SMBUSTABLE[33])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_SMBusSlaveARPFlagAVGet \
|
|
|
|
|
((bool (*)(tSMBus *psSMBus))ROM_SMBUSTABLE[34])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_SMBusSlaveARPFlagAVSet \
|
|
|
|
|
((void (*)(tSMBus *psSMBus, \
|
|
|
|
|
bool bValue))ROM_SMBUSTABLE[35])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_SMBusSlaveBlockTransferDisable \
|
|
|
|
|
((void (*)(tSMBus *psSMBus))ROM_SMBUSTABLE[36])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_SMBusSlaveBlockTransferEnable \
|
|
|
|
|
((void (*)(tSMBus *psSMBus))ROM_SMBUSTABLE[37])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_SMBusSlaveCommandGet \
|
|
|
|
|
((uint8_t (*)(tSMBus *psSMBus))ROM_SMBUSTABLE[38])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_SMBusSlaveI2CDisable \
|
|
|
|
|
((void (*)(tSMBus *psSMBus))ROM_SMBUSTABLE[39])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_SMBusSlaveI2CEnable \
|
|
|
|
|
((void (*)(tSMBus *psSMBus))ROM_SMBUSTABLE[40])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_SMBusSlaveInit \
|
|
|
|
|
((void (*)(tSMBus *psSMBus, \
|
|
|
|
|
uint32_t ui32I2CBase))ROM_SMBUSTABLE[41])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_SMBusSlaveIntAddressGet \
|
|
|
|
|
((tSMBusStatus (*)(tSMBus *psSMBus))ROM_SMBUSTABLE[42])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_SMBusSlaveIntEnable \
|
|
|
|
|
((void (*)(tSMBus *psSMBus))ROM_SMBUSTABLE[43])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_SMBusSlaveIntProcess \
|
|
|
|
|
((tSMBusStatus (*)(tSMBus *psSMBus))ROM_SMBUSTABLE[44])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_SMBusSlaveManualACKDisable \
|
|
|
|
|
((void (*)(tSMBus *psSMBus))ROM_SMBUSTABLE[45])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_SMBusSlaveManualACKEnable \
|
|
|
|
|
((void (*)(tSMBus *psSMBus))ROM_SMBUSTABLE[46])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_SMBusSlaveManualACKStatusGet \
|
|
|
|
|
((bool (*)(tSMBus *psSMBus))ROM_SMBUSTABLE[47])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_SMBusSlaveProcessCallDisable \
|
|
|
|
|
((void (*)(tSMBus *psSMBus))ROM_SMBUSTABLE[48])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_SMBusSlaveProcessCallEnable \
|
|
|
|
|
((void (*)(tSMBus *psSMBus))ROM_SMBUSTABLE[49])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_SMBusSlaveRxBufferSet \
|
|
|
|
|
((void (*)(tSMBus *psSMBus, \
|
|
|
|
|
uint8_t *pui8Data, \
|
|
|
|
|
uint8_t ui8Size))ROM_SMBUSTABLE[50])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_SMBusSlaveTransferInit \
|
|
|
|
|
((void (*)(tSMBus *psSMBus))ROM_SMBUSTABLE[51])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_SMBusSlaveTxBufferSet \
|
|
|
|
|
((void (*)(tSMBus *psSMBus, \
|
|
|
|
|
uint8_t *pui8Data, \
|
|
|
|
|
uint8_t ui8Size))ROM_SMBUSTABLE[52])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_SMBusSlaveUDIDSet \
|
|
|
|
|
((void (*)(tSMBus *psSMBus, \
|
|
|
|
|
tSMBusUDID *pUDID))ROM_SMBUSTABLE[53])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_SMBusStatusGet \
|
|
|
|
|
((tSMBusStatus (*)(tSMBus *psSMBus))ROM_SMBUSTABLE[54])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_SMBusSlaveDataSend \
|
|
|
|
|
((tSMBusStatus (*)(tSMBus *psSMBus))ROM_SMBUSTABLE[55])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_SMBusFIFOEnable \
|
|
|
|
|
((void (*)(tSMBus *psSMBus))ROM_SMBUSTABLE[56])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_SMBusFIFODisable \
|
|
|
|
|
((void (*)(tSMBus *psSMBus))ROM_SMBUSTABLE[57])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_SMBusDMAEnable \
|
|
|
|
|
((void (*)(tSMBus *psSMBus, \
|
|
|
|
|
uint8_t ui8TxChannel, \
|
|
|
|
|
uint8_t ui8RxChannel))ROM_SMBUSTABLE[58])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_SMBusDMADisable \
|
|
|
|
|
((void (*)(tSMBus *psSMBus))ROM_SMBUSTABLE[59])
|
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
//*****************************************************************************
|
|
|
|
|
//
|
|
|
|
|
// Macros for calling ROM functions in the SPIFlash API.
|
|
|
|
|
//
|
|
|
|
|
//*****************************************************************************
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_SPIFlashIntHandler \
|
|
|
|
|
((uint32_t (*)(tSPIFlashState *pState))ROM_SPIFLASHTABLE[0])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_SPIFlashInit \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Clock, \
|
|
|
|
|
uint32_t ui32BitRate))ROM_SPIFLASHTABLE[1])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_SPIFlashWriteStatus \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint8_t ui8Status))ROM_SPIFLASHTABLE[2])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_SPIFlashPageProgram \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Addr, \
|
|
|
|
|
const uint8_t *pui8Data, \
|
|
|
|
|
uint32_t ui32Count))ROM_SPIFLASHTABLE[3])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_SPIFlashPageProgramNonBlocking \
|
|
|
|
|
((void (*)(tSPIFlashState *pState, \
|
|
|
|
|
uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Addr, \
|
|
|
|
|
const uint8_t *pui8Data, \
|
|
|
|
|
uint32_t ui32Count, \
|
|
|
|
|
bool bUseDMA, \
|
|
|
|
|
uint32_t ui32TxChannel))ROM_SPIFLASHTABLE[4])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_SPIFlashRead \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Addr, \
|
|
|
|
|
uint8_t *pui8Data, \
|
|
|
|
|
uint32_t ui32Count))ROM_SPIFLASHTABLE[5])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_SPIFlashReadNonBlocking \
|
|
|
|
|
((void (*)(tSPIFlashState *pState, \
|
|
|
|
|
uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Addr, \
|
|
|
|
|
uint8_t *pui8Data, \
|
|
|
|
|
uint32_t ui32Count, \
|
|
|
|
|
bool bUseDMA, \
|
|
|
|
|
uint32_t ui32TxChannel, \
|
|
|
|
|
uint32_t ui32RxChannel))ROM_SPIFLASHTABLE[6])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_SPIFlashWriteDisable \
|
|
|
|
|
((void (*)(uint32_t ui32Base))ROM_SPIFLASHTABLE[7])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_SPIFlashReadStatus \
|
|
|
|
|
((uint8_t (*)(uint32_t ui32Base))ROM_SPIFLASHTABLE[8])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_SPIFlashWriteEnable \
|
|
|
|
|
((void (*)(uint32_t ui32Base))ROM_SPIFLASHTABLE[9])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_SPIFlashFastRead \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Addr, \
|
|
|
|
|
uint8_t *pui8Data, \
|
|
|
|
|
uint32_t ui32Count))ROM_SPIFLASHTABLE[10])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_SPIFlashFastReadNonBlocking \
|
|
|
|
|
((void (*)(tSPIFlashState *pState, \
|
|
|
|
|
uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Addr, \
|
|
|
|
|
uint8_t *pui8Data, \
|
|
|
|
|
uint32_t ui32Count, \
|
|
|
|
|
bool bUseDMA, \
|
|
|
|
|
uint32_t ui32TxChannel, \
|
|
|
|
|
uint32_t ui32RxChannel))ROM_SPIFLASHTABLE[11])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_SPIFlashSectorErase \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Addr))ROM_SPIFLASHTABLE[12])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_SPIFlashDualRead \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Addr, \
|
|
|
|
|
uint8_t *pui8Data, \
|
|
|
|
|
uint32_t ui32Count))ROM_SPIFLASHTABLE[13])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_SPIFlashDualReadNonBlocking \
|
|
|
|
|
((void (*)(tSPIFlashState *pState, \
|
|
|
|
|
uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Addr, \
|
|
|
|
|
uint8_t *pui8Data, \
|
|
|
|
|
uint32_t ui32Count, \
|
|
|
|
|
bool bUseDMA, \
|
|
|
|
|
uint32_t ui32TxChannel, \
|
|
|
|
|
uint32_t ui32RxChannel))ROM_SPIFLASHTABLE[14])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_SPIFlashBlockErase32 \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Addr))ROM_SPIFLASHTABLE[15])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_SPIFlashQuadRead \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Addr, \
|
|
|
|
|
uint8_t *pui8Data, \
|
|
|
|
|
uint32_t ui32Count))ROM_SPIFLASHTABLE[16])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_SPIFlashQuadReadNonBlocking \
|
|
|
|
|
((void (*)(tSPIFlashState *pState, \
|
|
|
|
|
uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Addr, \
|
|
|
|
|
uint8_t *pui8Data, \
|
|
|
|
|
uint32_t ui32Count, \
|
|
|
|
|
bool bUseDMA, \
|
|
|
|
|
uint32_t ui32TxChannel, \
|
|
|
|
|
uint32_t ui32RxChannel))ROM_SPIFLASHTABLE[17])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_SPIFlashReadID \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint8_t *pui8ManufacturerID, \
|
|
|
|
|
uint16_t *pui16DeviceID))ROM_SPIFLASHTABLE[18])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_SPIFlashChipErase \
|
|
|
|
|
((void (*)(uint32_t ui32Base))ROM_SPIFLASHTABLE[19])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_SPIFlashBlockErase64 \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Addr))ROM_SPIFLASHTABLE[20])
|
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
//*****************************************************************************
|
|
|
|
|
//
|
|
|
|
|
// Macros for calling ROM functions in the SSI API.
|
|
|
|
|
//
|
|
|
|
|
//*****************************************************************************
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_SSIDataPut \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Data))ROM_SSITABLE[0])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_SSIConfigSetExpClk \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32SSIClk, \
|
|
|
|
|
uint32_t ui32Protocol, \
|
|
|
|
|
uint32_t ui32Mode, \
|
|
|
|
|
uint32_t ui32BitRate, \
|
|
|
|
|
uint32_t ui32DataWidth))ROM_SSITABLE[1])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_SSIEnable \
|
|
|
|
|
((void (*)(uint32_t ui32Base))ROM_SSITABLE[2])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_SSIDisable \
|
|
|
|
|
((void (*)(uint32_t ui32Base))ROM_SSITABLE[3])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_SSIIntEnable \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32IntFlags))ROM_SSITABLE[4])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_SSIIntDisable \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32IntFlags))ROM_SSITABLE[5])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_SSIIntStatus \
|
|
|
|
|
((uint32_t (*)(uint32_t ui32Base, \
|
|
|
|
|
bool bMasked))ROM_SSITABLE[6])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_SSIIntClear \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32IntFlags))ROM_SSITABLE[7])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_SSIDataPutNonBlocking \
|
|
|
|
|
((int32_t (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Data))ROM_SSITABLE[8])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_SSIDataGet \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t *pui32Data))ROM_SSITABLE[9])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_SSIDataGetNonBlocking \
|
|
|
|
|
((int32_t (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t *pui32Data))ROM_SSITABLE[10])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_UpdateSSI \
|
|
|
|
|
((void (*)(void))ROM_SSITABLE[11])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_SSIDMAEnable \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32DMAFlags))ROM_SSITABLE[12])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_SSIDMADisable \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32DMAFlags))ROM_SSITABLE[13])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_SSIBusy \
|
|
|
|
|
((bool (*)(uint32_t ui32Base))ROM_SSITABLE[14])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_SSIClockSourceGet \
|
|
|
|
|
((uint32_t (*)(uint32_t ui32Base))ROM_SSITABLE[15])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_SSIClockSourceSet \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Source))ROM_SSITABLE[16])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_SSIAdvModeSet \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Mode))ROM_SSITABLE[17])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_SSIAdvDataPutFrameEnd \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Data))ROM_SSITABLE[18])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_SSIAdvDataPutFrameEndNonBlocking \
|
|
|
|
|
((int32_t (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Data))ROM_SSITABLE[19])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_SSIAdvFrameHoldEnable \
|
|
|
|
|
((void (*)(uint32_t ui32Base))ROM_SSITABLE[20])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_SSIAdvFrameHoldDisable \
|
|
|
|
|
((void (*)(uint32_t ui32Base))ROM_SSITABLE[21])
|
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
//*****************************************************************************
|
|
|
|
|
//
|
|
|
|
|
// Macros for calling ROM functions in the SysCtl API.
|
|
|
|
|
//
|
|
|
|
|
//*****************************************************************************
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_SysCtlSleep \
|
|
|
|
|
((void (*)(void))ROM_SYSCTLTABLE[0])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_SysCtlSRAMSizeGet \
|
|
|
|
|
((uint32_t (*)(void))ROM_SYSCTLTABLE[1])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_SysCtlFlashSizeGet \
|
|
|
|
|
((uint32_t (*)(void))ROM_SYSCTLTABLE[2])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_SysCtlPeripheralPresent \
|
|
|
|
|
((bool (*)(uint32_t ui32Peripheral))ROM_SYSCTLTABLE[4])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_SysCtlPeripheralReset \
|
|
|
|
|
((void (*)(uint32_t ui32Peripheral))ROM_SYSCTLTABLE[5])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_SysCtlPeripheralEnable \
|
|
|
|
|
((void (*)(uint32_t ui32Peripheral))ROM_SYSCTLTABLE[6])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_SysCtlPeripheralDisable \
|
|
|
|
|
((void (*)(uint32_t ui32Peripheral))ROM_SYSCTLTABLE[7])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_SysCtlPeripheralSleepEnable \
|
|
|
|
|
((void (*)(uint32_t ui32Peripheral))ROM_SYSCTLTABLE[8])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_SysCtlPeripheralSleepDisable \
|
|
|
|
|
((void (*)(uint32_t ui32Peripheral))ROM_SYSCTLTABLE[9])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_SysCtlPeripheralDeepSleepEnable \
|
|
|
|
|
((void (*)(uint32_t ui32Peripheral))ROM_SYSCTLTABLE[10])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_SysCtlPeripheralDeepSleepDisable \
|
|
|
|
|
((void (*)(uint32_t ui32Peripheral))ROM_SYSCTLTABLE[11])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_SysCtlPeripheralClockGating \
|
|
|
|
|
((void (*)(bool bEnable))ROM_SYSCTLTABLE[12])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_SysCtlIntEnable \
|
|
|
|
|
((void (*)(uint32_t ui32Ints))ROM_SYSCTLTABLE[13])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_SysCtlIntDisable \
|
|
|
|
|
((void (*)(uint32_t ui32Ints))ROM_SYSCTLTABLE[14])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_SysCtlIntClear \
|
|
|
|
|
((void (*)(uint32_t ui32Ints))ROM_SYSCTLTABLE[15])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_SysCtlIntStatus \
|
|
|
|
|
((uint32_t (*)(bool bMasked))ROM_SYSCTLTABLE[16])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_SysCtlReset \
|
|
|
|
|
((void (*)(void))ROM_SYSCTLTABLE[19])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_SysCtlDeepSleep \
|
|
|
|
|
((void (*)(void))ROM_SYSCTLTABLE[20])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_SysCtlResetCauseGet \
|
|
|
|
|
((uint32_t (*)(void))ROM_SYSCTLTABLE[21])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_SysCtlResetCauseClear \
|
|
|
|
|
((void (*)(uint32_t ui32Causes))ROM_SYSCTLTABLE[22])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_SysCtlClockSet \
|
|
|
|
|
((void (*)(uint32_t ui32Config))ROM_SYSCTLTABLE[23])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_SysCtlClockGet \
|
|
|
|
|
((uint32_t (*)(void))ROM_SYSCTLTABLE[24])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_SysCtlPWMClockSet \
|
|
|
|
|
((void (*)(uint32_t ui32Config))ROM_SYSCTLTABLE[25])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_SysCtlPWMClockGet \
|
|
|
|
|
((uint32_t (*)(void))ROM_SYSCTLTABLE[26])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_SysCtlUSBPLLEnable \
|
|
|
|
|
((void (*)(void))ROM_SYSCTLTABLE[31])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_SysCtlUSBPLLDisable \
|
|
|
|
|
((void (*)(void))ROM_SYSCTLTABLE[32])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_SysCtlDelay \
|
|
|
|
|
((void (*)(uint32_t ui32Count))ROM_SYSCTLTABLE[34])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_SysCtlPeripheralReady \
|
|
|
|
|
((bool (*)(uint32_t ui32Peripheral))ROM_SYSCTLTABLE[35])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_SysCtlPeripheralPowerOn \
|
|
|
|
|
((void (*)(uint32_t ui32Peripheral))ROM_SYSCTLTABLE[36])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_SysCtlPeripheralPowerOff \
|
|
|
|
|
((void (*)(uint32_t ui32Peripheral))ROM_SYSCTLTABLE[37])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_SysCtlMOSCConfigSet \
|
|
|
|
|
((void (*)(uint32_t ui32Config))ROM_SYSCTLTABLE[44])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_SysCtlPIOSCCalibrate \
|
|
|
|
|
((uint32_t (*)(uint32_t ui32Type))ROM_SYSCTLTABLE[45])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_SysCtlDeepSleepClockSet \
|
|
|
|
|
((void (*)(uint32_t ui32Config))ROM_SYSCTLTABLE[46])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_SysCtlDeepSleepClockConfigSet \
|
|
|
|
|
((void (*)(uint32_t ui32Div, \
|
|
|
|
|
uint32_t ui32Config))ROM_SYSCTLTABLE[47])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_SysCtlResetBehaviorSet \
|
|
|
|
|
((void (*)(uint32_t ui32Behavior))ROM_SYSCTLTABLE[51])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_SysCtlResetBehaviorGet \
|
|
|
|
|
((uint32_t (*)(void))ROM_SYSCTLTABLE[52])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_SysCtlFlashSectorSizeGet \
|
|
|
|
|
((uint32_t (*)(void))ROM_SYSCTLTABLE[54])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RB1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_SysCtlVoltageEventConfig \
|
|
|
|
|
((void (*)(uint32_t ui32Config))ROM_SYSCTLTABLE[55])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_SysCtlVoltageEventStatus \
|
|
|
|
|
((uint32_t (*)(void))ROM_SYSCTLTABLE[56])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_SysCtlVoltageEventClear \
|
|
|
|
|
((void (*)(uint32_t ui32Status))ROM_SYSCTLTABLE[57])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_SysCtlNMIStatus \
|
|
|
|
|
((uint32_t (*)(void))ROM_SYSCTLTABLE[58])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_SysCtlNMIClear \
|
|
|
|
|
((void (*)(uint32_t ui32Status))ROM_SYSCTLTABLE[59])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_SysCtlClockOutConfig \
|
|
|
|
|
((void (*)(uint32_t ui32Config, \
|
|
|
|
|
uint32_t ui32Div))ROM_SYSCTLTABLE[60])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_SysCtlAltClkConfig \
|
|
|
|
|
((void (*)(uint32_t ui32Config))ROM_SYSCTLTABLE[61])
|
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
//*****************************************************************************
|
|
|
|
|
//
|
|
|
|
|
// Macros for calling ROM functions in the SysExc API.
|
|
|
|
|
//
|
|
|
|
|
//*****************************************************************************
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_SysExcIntStatus \
|
|
|
|
|
((uint32_t (*)(bool bMasked))ROM_SYSEXCTABLE[0])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_SysExcIntClear \
|
|
|
|
|
((void (*)(uint32_t ui32IntFlags))ROM_SYSEXCTABLE[1])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_SysExcIntDisable \
|
|
|
|
|
((void (*)(uint32_t ui32IntFlags))ROM_SYSEXCTABLE[2])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_SysExcIntEnable \
|
|
|
|
|
((void (*)(uint32_t ui32IntFlags))ROM_SYSEXCTABLE[3])
|
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
//*****************************************************************************
|
|
|
|
|
//
|
|
|
|
|
// Macros for calling ROM functions in the SysTick API.
|
|
|
|
|
//
|
|
|
|
|
//*****************************************************************************
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_SysTickValueGet \
|
|
|
|
|
((uint32_t (*)(void))ROM_SYSTICKTABLE[0])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_SysTickEnable \
|
|
|
|
|
((void (*)(void))ROM_SYSTICKTABLE[1])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_SysTickDisable \
|
|
|
|
|
((void (*)(void))ROM_SYSTICKTABLE[2])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_SysTickIntEnable \
|
|
|
|
|
((void (*)(void))ROM_SYSTICKTABLE[3])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_SysTickIntDisable \
|
|
|
|
|
((void (*)(void))ROM_SYSTICKTABLE[4])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_SysTickPeriodSet \
|
|
|
|
|
((void (*)(uint32_t ui32Period))ROM_SYSTICKTABLE[5])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_SysTickPeriodGet \
|
|
|
|
|
((uint32_t (*)(void))ROM_SYSTICKTABLE[6])
|
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
//*****************************************************************************
|
|
|
|
|
//
|
|
|
|
|
// Macros for calling ROM functions in the Timer API.
|
|
|
|
|
//
|
|
|
|
|
//*****************************************************************************
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_TimerIntClear \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32IntFlags))ROM_TIMERTABLE[0])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_TimerEnable \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Timer))ROM_TIMERTABLE[1])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_TimerDisable \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Timer))ROM_TIMERTABLE[2])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_TimerConfigure \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Config))ROM_TIMERTABLE[3])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_TimerControlLevel \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Timer, \
|
|
|
|
|
bool bInvert))ROM_TIMERTABLE[4])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1)
|
|
|
|
|
#define ROM_TimerControlTrigger \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Timer, \
|
|
|
|
|
bool bEnable))ROM_TIMERTABLE[5])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_TimerControlEvent \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Timer, \
|
|
|
|
|
uint32_t ui32Event))ROM_TIMERTABLE[6])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_TimerControlStall \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Timer, \
|
|
|
|
|
bool bStall))ROM_TIMERTABLE[7])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_TimerRTCEnable \
|
|
|
|
|
((void (*)(uint32_t ui32Base))ROM_TIMERTABLE[8])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_TimerRTCDisable \
|
|
|
|
|
((void (*)(uint32_t ui32Base))ROM_TIMERTABLE[9])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_TimerPrescaleSet \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Timer, \
|
|
|
|
|
uint32_t ui32Value))ROM_TIMERTABLE[10])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_TimerPrescaleGet \
|
|
|
|
|
((uint32_t (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Timer))ROM_TIMERTABLE[11])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_TimerPrescaleMatchSet \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Timer, \
|
|
|
|
|
uint32_t ui32Value))ROM_TIMERTABLE[12])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_TimerPrescaleMatchGet \
|
|
|
|
|
((uint32_t (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Timer))ROM_TIMERTABLE[13])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_TimerLoadSet \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Timer, \
|
|
|
|
|
uint32_t ui32Value))ROM_TIMERTABLE[14])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_TimerLoadGet \
|
|
|
|
|
((uint32_t (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Timer))ROM_TIMERTABLE[15])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_TimerValueGet \
|
|
|
|
|
((uint32_t (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Timer))ROM_TIMERTABLE[16])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_TimerMatchSet \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Timer, \
|
|
|
|
|
uint32_t ui32Value))ROM_TIMERTABLE[17])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_TimerMatchGet \
|
|
|
|
|
((uint32_t (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Timer))ROM_TIMERTABLE[18])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_TimerIntEnable \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32IntFlags))ROM_TIMERTABLE[19])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_TimerIntDisable \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32IntFlags))ROM_TIMERTABLE[20])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_TimerIntStatus \
|
|
|
|
|
((uint32_t (*)(uint32_t ui32Base, \
|
|
|
|
|
bool bMasked))ROM_TIMERTABLE[21])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_TimerControlWaitOnTrigger \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Timer, \
|
|
|
|
|
bool bWait))ROM_TIMERTABLE[22])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_TimerLoadSet64 \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint64_t ui64Value))ROM_TIMERTABLE[23])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_TimerLoadGet64 \
|
|
|
|
|
((uint64_t (*)(uint32_t ui32Base))ROM_TIMERTABLE[24])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_TimerValueGet64 \
|
|
|
|
|
((uint64_t (*)(uint32_t ui32Base))ROM_TIMERTABLE[25])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_TimerMatchSet64 \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint64_t ui64Value))ROM_TIMERTABLE[26])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_TimerMatchGet64 \
|
|
|
|
|
((uint64_t (*)(uint32_t ui32Base))ROM_TIMERTABLE[27])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_TimerClockSourceGet \
|
|
|
|
|
((uint32_t (*)(uint32_t ui32Base))ROM_TIMERTABLE[28])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_TimerClockSourceSet \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Source))ROM_TIMERTABLE[29])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_TimerADCEventGet \
|
|
|
|
|
((uint32_t (*)(uint32_t ui32Base))ROM_TIMERTABLE[30])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_TimerADCEventSet \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32ADCEvent))ROM_TIMERTABLE[31])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_TimerDMAEventGet \
|
|
|
|
|
((uint32_t (*)(uint32_t ui32Base))ROM_TIMERTABLE[32])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_TimerDMAEventSet \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32DMAEvent))ROM_TIMERTABLE[33])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_TimerSynchronize \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Timers))ROM_TIMERTABLE[34])
|
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
//*****************************************************************************
|
|
|
|
|
//
|
|
|
|
|
// Macros for calling ROM functions in the UART API.
|
|
|
|
|
//
|
|
|
|
|
//*****************************************************************************
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_UARTCharPut \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
unsigned char ucData))ROM_UARTTABLE[0])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_UARTParityModeSet \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Parity))ROM_UARTTABLE[1])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_UARTParityModeGet \
|
|
|
|
|
((uint32_t (*)(uint32_t ui32Base))ROM_UARTTABLE[2])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_UARTFIFOLevelSet \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32TxLevel, \
|
|
|
|
|
uint32_t ui32RxLevel))ROM_UARTTABLE[3])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_UARTFIFOLevelGet \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t *pui32TxLevel, \
|
|
|
|
|
uint32_t *pui32RxLevel))ROM_UARTTABLE[4])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_UARTConfigSetExpClk \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32UARTClk, \
|
|
|
|
|
uint32_t ui32Baud, \
|
|
|
|
|
uint32_t ui32Config))ROM_UARTTABLE[5])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_UARTConfigGetExpClk \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32UARTClk, \
|
|
|
|
|
uint32_t *pui32Baud, \
|
|
|
|
|
uint32_t *pui32Config))ROM_UARTTABLE[6])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_UARTEnable \
|
|
|
|
|
((void (*)(uint32_t ui32Base))ROM_UARTTABLE[7])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_UARTDisable \
|
|
|
|
|
((void (*)(uint32_t ui32Base))ROM_UARTTABLE[8])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_UARTEnableSIR \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
bool bLowPower))ROM_UARTTABLE[9])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_UARTDisableSIR \
|
|
|
|
|
((void (*)(uint32_t ui32Base))ROM_UARTTABLE[10])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_UARTCharsAvail \
|
|
|
|
|
((bool (*)(uint32_t ui32Base))ROM_UARTTABLE[11])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_UARTSpaceAvail \
|
|
|
|
|
((bool (*)(uint32_t ui32Base))ROM_UARTTABLE[12])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_UARTCharGetNonBlocking \
|
|
|
|
|
((int32_t (*)(uint32_t ui32Base))ROM_UARTTABLE[13])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_UARTCharGet \
|
|
|
|
|
((int32_t (*)(uint32_t ui32Base))ROM_UARTTABLE[14])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_UARTCharPutNonBlocking \
|
|
|
|
|
((bool (*)(uint32_t ui32Base, \
|
|
|
|
|
unsigned char ucData))ROM_UARTTABLE[15])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_UARTBreakCtl \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
bool bBreakState))ROM_UARTTABLE[16])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_UARTIntEnable \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32IntFlags))ROM_UARTTABLE[17])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_UARTIntDisable \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32IntFlags))ROM_UARTTABLE[18])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_UARTIntStatus \
|
|
|
|
|
((uint32_t (*)(uint32_t ui32Base, \
|
|
|
|
|
bool bMasked))ROM_UARTTABLE[19])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_UARTIntClear \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32IntFlags))ROM_UARTTABLE[20])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_UpdateUART \
|
|
|
|
|
((void (*)(void))ROM_UARTTABLE[21])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_UARTDMAEnable \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32DMAFlags))ROM_UARTTABLE[22])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_UARTDMADisable \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32DMAFlags))ROM_UARTTABLE[23])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_UARTFIFOEnable \
|
|
|
|
|
((void (*)(uint32_t ui32Base))ROM_UARTTABLE[24])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_UARTFIFODisable \
|
|
|
|
|
((void (*)(uint32_t ui32Base))ROM_UARTTABLE[25])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_UARTBusy \
|
|
|
|
|
((bool (*)(uint32_t ui32Base))ROM_UARTTABLE[26])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_UARTTxIntModeSet \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Mode))ROM_UARTTABLE[27])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_UARTTxIntModeGet \
|
|
|
|
|
((uint32_t (*)(uint32_t ui32Base))ROM_UARTTABLE[28])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_UARTRxErrorGet \
|
|
|
|
|
((uint32_t (*)(uint32_t ui32Base))ROM_UARTTABLE[29])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_UARTRxErrorClear \
|
|
|
|
|
((void (*)(uint32_t ui32Base))ROM_UARTTABLE[30])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_UARTClockSourceSet \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Source))ROM_UARTTABLE[31])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_UARTClockSourceGet \
|
|
|
|
|
((uint32_t (*)(uint32_t ui32Base))ROM_UARTTABLE[32])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_UART9BitEnable \
|
|
|
|
|
((void (*)(uint32_t ui32Base))ROM_UARTTABLE[33])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_UART9BitDisable \
|
|
|
|
|
((void (*)(uint32_t ui32Base))ROM_UARTTABLE[34])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_UART9BitAddrSet \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint8_t ui8Addr, \
|
|
|
|
|
uint8_t ui8Mask))ROM_UARTTABLE[35])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_UART9BitAddrSend \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint8_t ui8Addr))ROM_UARTTABLE[36])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_UARTSmartCardDisable \
|
|
|
|
|
((void (*)(uint32_t ui32Base))ROM_UARTTABLE[37])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_UARTSmartCardEnable \
|
|
|
|
|
((void (*)(uint32_t ui32Base))ROM_UARTTABLE[38])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RB1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_UARTModemControlClear \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Control))ROM_UARTTABLE[39])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_UARTModemControlGet \
|
|
|
|
|
((uint32_t (*)(uint32_t ui32Base))ROM_UARTTABLE[40])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_UARTModemControlSet \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Control))ROM_UARTTABLE[41])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_UARTModemStatusGet \
|
|
|
|
|
((uint32_t (*)(uint32_t ui32Base))ROM_UARTTABLE[42])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_UARTFlowControlGet \
|
|
|
|
|
((uint32_t (*)(uint32_t ui32Base))ROM_UARTTABLE[43])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_UARTFlowControlSet \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Mode))ROM_UARTTABLE[44])
|
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
//*****************************************************************************
|
|
|
|
|
//
|
|
|
|
|
// Macros for calling ROM functions in the uDMA API.
|
|
|
|
|
//
|
|
|
|
|
//*****************************************************************************
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_uDMAChannelTransferSet \
|
|
|
|
|
((void (*)(uint32_t ui32ChannelStructIndex, \
|
|
|
|
|
uint32_t ui32Mode, \
|
|
|
|
|
void *pvSrcAddr, \
|
|
|
|
|
void *pvDstAddr, \
|
|
|
|
|
uint32_t ui32TransferSize))ROM_UDMATABLE[0])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_uDMAEnable \
|
|
|
|
|
((void (*)(void))ROM_UDMATABLE[1])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_uDMADisable \
|
|
|
|
|
((void (*)(void))ROM_UDMATABLE[2])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_uDMAErrorStatusGet \
|
|
|
|
|
((uint32_t (*)(void))ROM_UDMATABLE[3])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_uDMAErrorStatusClear \
|
|
|
|
|
((void (*)(void))ROM_UDMATABLE[4])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_uDMAChannelEnable \
|
|
|
|
|
((void (*)(uint32_t ui32ChannelNum))ROM_UDMATABLE[5])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_uDMAChannelDisable \
|
|
|
|
|
((void (*)(uint32_t ui32ChannelNum))ROM_UDMATABLE[6])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_uDMAChannelIsEnabled \
|
|
|
|
|
((bool (*)(uint32_t ui32ChannelNum))ROM_UDMATABLE[7])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_uDMAControlBaseSet \
|
|
|
|
|
((void (*)(void *pControlTable))ROM_UDMATABLE[8])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_uDMAControlBaseGet \
|
|
|
|
|
((void * (*)(void))ROM_UDMATABLE[9])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_uDMAChannelRequest \
|
|
|
|
|
((void (*)(uint32_t ui32ChannelNum))ROM_UDMATABLE[10])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_uDMAChannelAttributeEnable \
|
|
|
|
|
((void (*)(uint32_t ui32ChannelNum, \
|
|
|
|
|
uint32_t ui32Attr))ROM_UDMATABLE[11])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_uDMAChannelAttributeDisable \
|
|
|
|
|
((void (*)(uint32_t ui32ChannelNum, \
|
|
|
|
|
uint32_t ui32Attr))ROM_UDMATABLE[12])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_uDMAChannelAttributeGet \
|
|
|
|
|
((uint32_t (*)(uint32_t ui32ChannelNum))ROM_UDMATABLE[13])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_uDMAChannelControlSet \
|
|
|
|
|
((void (*)(uint32_t ui32ChannelStructIndex, \
|
|
|
|
|
uint32_t ui32Control))ROM_UDMATABLE[14])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_uDMAChannelSizeGet \
|
|
|
|
|
((uint32_t (*)(uint32_t ui32ChannelStructIndex))ROM_UDMATABLE[15])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_uDMAChannelModeGet \
|
|
|
|
|
((uint32_t (*)(uint32_t ui32ChannelStructIndex))ROM_UDMATABLE[16])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_uDMAChannelSelectSecondary \
|
|
|
|
|
((void (*)(uint32_t ui32SecPeriphs))ROM_UDMATABLE[17])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_uDMAChannelSelectDefault \
|
|
|
|
|
((void (*)(uint32_t ui32DefPeriphs))ROM_UDMATABLE[18])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_uDMAIntStatus \
|
|
|
|
|
((uint32_t (*)(void))ROM_UDMATABLE[19])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_uDMAIntClear \
|
|
|
|
|
((void (*)(uint32_t ui32ChanMask))ROM_UDMATABLE[20])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_uDMAControlAlternateBaseGet \
|
|
|
|
|
((void * (*)(void))ROM_UDMATABLE[21])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_uDMAChannelScatterGatherSet \
|
|
|
|
|
((void (*)(uint32_t ui32ChannelNum, \
|
|
|
|
|
uint32_t ui32TaskCount, \
|
|
|
|
|
void *pvTaskList, \
|
|
|
|
|
uint32_t ui32IsPeriphSG))ROM_UDMATABLE[22])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_uDMAChannelAssign \
|
|
|
|
|
((void (*)(uint32_t ui32Mapping))ROM_UDMATABLE[23])
|
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
//*****************************************************************************
|
|
|
|
|
//
|
|
|
|
|
// Macros for calling ROM functions in the USB API.
|
|
|
|
|
//
|
|
|
|
|
//*****************************************************************************
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_USBDevAddrGet \
|
|
|
|
|
((uint32_t (*)(uint32_t ui32Base))ROM_USBTABLE[1])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_USBDevAddrSet \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Address))ROM_USBTABLE[2])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_USBDevConnect \
|
|
|
|
|
((void (*)(uint32_t ui32Base))ROM_USBTABLE[3])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_USBDevDisconnect \
|
|
|
|
|
((void (*)(uint32_t ui32Base))ROM_USBTABLE[4])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_USBDevEndpointConfigSet \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Endpoint, \
|
|
|
|
|
uint32_t ui32MaxPacketSize, \
|
|
|
|
|
uint32_t ui32Flags))ROM_USBTABLE[5])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_USBDevEndpointDataAck \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Endpoint, \
|
|
|
|
|
bool bIsLastPacket))ROM_USBTABLE[6])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_USBDevEndpointStall \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Endpoint, \
|
|
|
|
|
uint32_t ui32Flags))ROM_USBTABLE[7])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_USBDevEndpointStallClear \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Endpoint, \
|
|
|
|
|
uint32_t ui32Flags))ROM_USBTABLE[8])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_USBDevEndpointStatusClear \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Endpoint, \
|
|
|
|
|
uint32_t ui32Flags))ROM_USBTABLE[9])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_USBEndpointDataGet \
|
|
|
|
|
((int32_t (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Endpoint, \
|
|
|
|
|
uint8_t *pui8Data, \
|
|
|
|
|
uint32_t *pui32Size))ROM_USBTABLE[10])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_USBEndpointDataPut \
|
|
|
|
|
((int32_t (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Endpoint, \
|
|
|
|
|
uint8_t *pui8Data, \
|
|
|
|
|
uint32_t ui32Size))ROM_USBTABLE[11])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_USBEndpointDataSend \
|
|
|
|
|
((int32_t (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Endpoint, \
|
|
|
|
|
uint32_t ui32TransType))ROM_USBTABLE[12])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_USBEndpointDataToggleClear \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Endpoint, \
|
|
|
|
|
uint32_t ui32Flags))ROM_USBTABLE[13])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_USBEndpointStatus \
|
|
|
|
|
((uint32_t (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Endpoint))ROM_USBTABLE[14])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_USBFIFOAddrGet \
|
|
|
|
|
((uint32_t (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Endpoint))ROM_USBTABLE[15])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_USBFIFOConfigGet \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Endpoint, \
|
|
|
|
|
uint32_t *pui32FIFOAddress, \
|
|
|
|
|
uint32_t *pui32FIFOSize, \
|
|
|
|
|
uint32_t ui32Flags))ROM_USBTABLE[16])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_USBFIFOConfigSet \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Endpoint, \
|
|
|
|
|
uint32_t ui32FIFOAddress, \
|
|
|
|
|
uint32_t ui32FIFOSize, \
|
|
|
|
|
uint32_t ui32Flags))ROM_USBTABLE[17])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_USBFIFOFlush \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Endpoint, \
|
|
|
|
|
uint32_t ui32Flags))ROM_USBTABLE[18])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_USBFrameNumberGet \
|
|
|
|
|
((uint32_t (*)(uint32_t ui32Base))ROM_USBTABLE[19])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_USBHostAddrGet \
|
|
|
|
|
((uint32_t (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Endpoint, \
|
|
|
|
|
uint32_t ui32Flags))ROM_USBTABLE[20])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_USBHostAddrSet \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Endpoint, \
|
|
|
|
|
uint32_t ui32Addr, \
|
|
|
|
|
uint32_t ui32Flags))ROM_USBTABLE[21])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_USBHostEndpointConfig \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Endpoint, \
|
|
|
|
|
uint32_t ui32MaxPacketSize, \
|
|
|
|
|
uint32_t ui32NAKPollInterval, \
|
|
|
|
|
uint32_t ui32TargetEndpoint, \
|
|
|
|
|
uint32_t ui32Flags))ROM_USBTABLE[22])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_USBHostEndpointDataAck \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Endpoint))ROM_USBTABLE[23])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_USBHostEndpointDataToggle \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Endpoint, \
|
|
|
|
|
bool bDataToggle, \
|
|
|
|
|
uint32_t ui32Flags))ROM_USBTABLE[24])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_USBHostEndpointStatusClear \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Endpoint, \
|
|
|
|
|
uint32_t ui32Flags))ROM_USBTABLE[25])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_USBHostHubAddrGet \
|
|
|
|
|
((uint32_t (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Endpoint, \
|
|
|
|
|
uint32_t ui32Flags))ROM_USBTABLE[26])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_USBHostHubAddrSet \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Endpoint, \
|
|
|
|
|
uint32_t ui32Addr, \
|
|
|
|
|
uint32_t ui32Flags))ROM_USBTABLE[27])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_USBHostPwrDisable \
|
|
|
|
|
((void (*)(uint32_t ui32Base))ROM_USBTABLE[28])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_USBHostPwrEnable \
|
|
|
|
|
((void (*)(uint32_t ui32Base))ROM_USBTABLE[29])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_USBHostPwrConfig \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Flags))ROM_USBTABLE[30])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_USBHostPwrFaultDisable \
|
|
|
|
|
((void (*)(uint32_t ui32Base))ROM_USBTABLE[31])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_USBHostPwrFaultEnable \
|
|
|
|
|
((void (*)(uint32_t ui32Base))ROM_USBTABLE[32])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_USBHostRequestIN \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Endpoint))ROM_USBTABLE[33])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_USBHostRequestStatus \
|
|
|
|
|
((void (*)(uint32_t ui32Base))ROM_USBTABLE[34])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_USBHostReset \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
bool bStart))ROM_USBTABLE[35])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_USBHostResume \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
bool bStart))ROM_USBTABLE[36])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_USBHostSpeedGet \
|
|
|
|
|
((uint32_t (*)(uint32_t ui32Base))ROM_USBTABLE[37])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_USBHostSuspend \
|
|
|
|
|
((void (*)(uint32_t ui32Base))ROM_USBTABLE[38])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_USBDevEndpointConfigGet \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Endpoint, \
|
|
|
|
|
uint32_t *pui32MaxPacketSize, \
|
|
|
|
|
uint32_t *pui32Flags))ROM_USBTABLE[41])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_USBEndpointDMAEnable \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Endpoint, \
|
|
|
|
|
uint32_t ui32Flags))ROM_USBTABLE[42])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_USBEndpointDMADisable \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Endpoint, \
|
|
|
|
|
uint32_t ui32Flags))ROM_USBTABLE[43])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_USBEndpointDataAvail \
|
|
|
|
|
((uint32_t (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Endpoint))ROM_USBTABLE[44])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_USBModeGet \
|
|
|
|
|
((uint32_t (*)(uint32_t ui32Base))ROM_USBTABLE[46])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_USBEndpointDMAChannel \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Endpoint, \
|
|
|
|
|
uint32_t ui32Channel))ROM_USBTABLE[47])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_USBIntDisableControl \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32IntFlags))ROM_USBTABLE[48])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_USBIntEnableControl \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32IntFlags))ROM_USBTABLE[49])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_USBIntStatusControl \
|
|
|
|
|
((uint32_t (*)(uint32_t ui32Base))ROM_USBTABLE[50])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_USBIntDisableEndpoint \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32IntFlags))ROM_USBTABLE[51])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_USBIntEnableEndpoint \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32IntFlags))ROM_USBTABLE[52])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_USBIntStatusEndpoint \
|
|
|
|
|
((uint32_t (*)(uint32_t ui32Base))ROM_USBTABLE[53])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_USBHostMode \
|
|
|
|
|
((void (*)(uint32_t ui32Base))ROM_USBTABLE[54])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_USBDevMode \
|
|
|
|
|
((void (*)(uint32_t ui32Base))ROM_USBTABLE[55])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_USBPHYPowerOff \
|
|
|
|
|
((void (*)(uint32_t ui32Base))ROM_USBTABLE[56])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_USBPHYPowerOn \
|
|
|
|
|
((void (*)(uint32_t ui32Base))ROM_USBTABLE[57])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_UpdateUSB \
|
|
|
|
|
((void (*)(uint8_t *pui8DescriptorInfo))ROM_USBTABLE[58])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_USBOTGMode \
|
|
|
|
|
((void (*)(uint32_t ui32Base))ROM_USBTABLE[59])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RB1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_USBHostRequestINClear \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Endpoint))ROM_USBTABLE[60])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RB1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_USBNumEndpointsGet \
|
|
|
|
|
((uint32_t (*)(uint32_t ui32Base))ROM_USBTABLE[61])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_USBClockDisable \
|
|
|
|
|
((void (*)(uint32_t ui32Base))ROM_USBTABLE[62])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_USBClockEnable \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Div, \
|
|
|
|
|
uint32_t ui32Flags))ROM_USBTABLE[63])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_USBControllerVersion \
|
|
|
|
|
((uint32_t (*)(uint32_t ui32Base))ROM_USBTABLE[64])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_USBDevLPMConfig \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Config))ROM_USBTABLE[65])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_USBDevLPMDisable \
|
|
|
|
|
((void (*)(uint32_t ui32Base))ROM_USBTABLE[66])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RB1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_USBDevLPMEnable \
|
|
|
|
|
((void (*)(uint32_t ui32Base))ROM_USBTABLE[67])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_USBDevLPMRemoteWake \
|
|
|
|
|
((void (*)(uint32_t ui32Base))ROM_USBTABLE[68])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_USBDevSpeedGet \
|
|
|
|
|
((uint32_t (*)(uint32_t ui32Base))ROM_USBTABLE[69])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_USBDMAChannelAddressGet \
|
|
|
|
|
((void * (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Channel))ROM_USBTABLE[70])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_USBDMAChannelAddressSet \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Channel, \
|
|
|
|
|
void *pvAddress))ROM_USBTABLE[71])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_USBDMAChannelConfigSet \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Channel, \
|
|
|
|
|
uint32_t ui32Endpoint, \
|
|
|
|
|
uint32_t ui32Config))ROM_USBTABLE[72])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_USBDMAChannelDisable \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Channel))ROM_USBTABLE[73])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_USBDMAChannelEnable \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Channel))ROM_USBTABLE[74])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_USBDMAChannelIntDisable \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Channel))ROM_USBTABLE[75])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_USBDMAChannelIntEnable \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Channel))ROM_USBTABLE[76])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_USBDMAChannelCountGet \
|
|
|
|
|
((uint32_t (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Channel))ROM_USBTABLE[77])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_USBDMAChannelCountSet \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Count, \
|
|
|
|
|
uint32_t ui32Channel))ROM_USBTABLE[78])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_USBDMAChannelIntStatus \
|
|
|
|
|
((uint32_t (*)(uint32_t ui32Base))ROM_USBTABLE[79])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_USBDMAChannelStatus \
|
|
|
|
|
((uint32_t (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Channel))ROM_USBTABLE[80])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_USBDMAChannelStatusClear \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Channel, \
|
|
|
|
|
uint32_t ui32Status))ROM_USBTABLE[81])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_USBHighSpeed \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
bool bEnable))ROM_USBTABLE[82])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_USBHostEndpointPing \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Endpoint, \
|
|
|
|
|
bool bEnable))ROM_USBTABLE[83])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_USBHostEndpointSpeed \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Endpoint, \
|
|
|
|
|
uint32_t ui32Flags))ROM_USBTABLE[84])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_USBHostLPMConfig \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32ResumeTime, \
|
|
|
|
|
uint32_t ui32Config))ROM_USBTABLE[85])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_USBHostLPMResume \
|
|
|
|
|
((void (*)(uint32_t ui32Base))ROM_USBTABLE[86])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_USBHostLPMSend \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Address, \
|
|
|
|
|
uint32_t uiEndpoint))ROM_USBTABLE[87])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_USBLPMIntDisable \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Ints))ROM_USBTABLE[88])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_USBLPMIntEnable \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Ints))ROM_USBTABLE[89])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_USBLPMIntStatus \
|
|
|
|
|
((uint32_t (*)(uint32_t ui32Base))ROM_USBTABLE[90])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_USBLPMLinkStateGet \
|
|
|
|
|
((uint32_t (*)(uint32_t ui32Base))ROM_USBTABLE[91])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_USBEndpointPacketCountSet \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Endpoint, \
|
|
|
|
|
uint32_t ui32Count))ROM_USBTABLE[92])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_USBULPIConfig \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Config))ROM_USBTABLE[93])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_USBULPIDisable \
|
|
|
|
|
((void (*)(uint32_t ui32Base))ROM_USBTABLE[94])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_USBULPIEnable \
|
|
|
|
|
((void (*)(uint32_t ui32Base))ROM_USBTABLE[95])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_USBULPIRegRead \
|
|
|
|
|
((uint8_t (*)(uint32_t ui32Base, \
|
|
|
|
|
uint8_t ui8Reg))ROM_USBTABLE[96])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_USBULPIRegWrite \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint8_t ui8Reg, \
|
|
|
|
|
uint8_t ui8Data))ROM_USBTABLE[97])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_USBOTGSessionRequest \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
bool bStart))ROM_USBTABLE[98])
|
|
|
|
|
#endif
|
2017-04-25 18:02:51 +08:00
|
|
|
#if defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_USBDMANumChannels \
|
|
|
|
|
((uint32_t (*)(uint32_t ui32Base))ROM_USBTABLE[99])
|
|
|
|
|
#endif
|
2017-04-25 18:02:51 +08:00
|
|
|
#if defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_USBEndpointDMAConfigSet \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Endpoint, \
|
|
|
|
|
uint32_t ui32Config))ROM_USBTABLE[100])
|
|
|
|
|
#endif
|
2017-04-25 18:02:51 +08:00
|
|
|
#if defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_USBLPMRemoteWakeEnabled \
|
|
|
|
|
((bool (*)(uint32_t ui32Base))ROM_USBTABLE[102])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_USBModeConfig \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Mode))ROM_USBTABLE[103])
|
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
//*****************************************************************************
|
|
|
|
|
//
|
|
|
|
|
// Macros for calling ROM functions in the Watchdog API.
|
|
|
|
|
//
|
|
|
|
|
//*****************************************************************************
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_WatchdogIntClear \
|
|
|
|
|
((void (*)(uint32_t ui32Base))ROM_WATCHDOGTABLE[0])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_WatchdogRunning \
|
|
|
|
|
((bool (*)(uint32_t ui32Base))ROM_WATCHDOGTABLE[1])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_WatchdogEnable \
|
|
|
|
|
((void (*)(uint32_t ui32Base))ROM_WATCHDOGTABLE[2])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_WatchdogResetEnable \
|
|
|
|
|
((void (*)(uint32_t ui32Base))ROM_WATCHDOGTABLE[3])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_WatchdogResetDisable \
|
|
|
|
|
((void (*)(uint32_t ui32Base))ROM_WATCHDOGTABLE[4])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_WatchdogLock \
|
|
|
|
|
((void (*)(uint32_t ui32Base))ROM_WATCHDOGTABLE[5])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_WatchdogUnlock \
|
|
|
|
|
((void (*)(uint32_t ui32Base))ROM_WATCHDOGTABLE[6])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_WatchdogLockState \
|
|
|
|
|
((bool (*)(uint32_t ui32Base))ROM_WATCHDOGTABLE[7])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_WatchdogReloadSet \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32LoadVal))ROM_WATCHDOGTABLE[8])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_WatchdogReloadGet \
|
|
|
|
|
((uint32_t (*)(uint32_t ui32Base))ROM_WATCHDOGTABLE[9])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_WatchdogValueGet \
|
|
|
|
|
((uint32_t (*)(uint32_t ui32Base))ROM_WATCHDOGTABLE[10])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_WatchdogIntEnable \
|
|
|
|
|
((void (*)(uint32_t ui32Base))ROM_WATCHDOGTABLE[11])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_WatchdogIntStatus \
|
|
|
|
|
((uint32_t (*)(uint32_t ui32Base, \
|
|
|
|
|
bool bMasked))ROM_WATCHDOGTABLE[12])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_WatchdogStallEnable \
|
|
|
|
|
((void (*)(uint32_t ui32Base))ROM_WATCHDOGTABLE[13])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_WatchdogStallDisable \
|
|
|
|
|
((void (*)(uint32_t ui32Base))ROM_WATCHDOGTABLE[14])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_WatchdogIntTypeSet \
|
|
|
|
|
((void (*)(uint32_t ui32Base, \
|
|
|
|
|
uint32_t ui32Type))ROM_WATCHDOGTABLE[15])
|
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
//*****************************************************************************
|
|
|
|
|
//
|
|
|
|
|
// Macros for calling ROM functions in the Software API.
|
|
|
|
|
//
|
|
|
|
|
//*****************************************************************************
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_Crc16Array \
|
|
|
|
|
((uint16_t (*)(uint32_t ui32WordLen, \
|
|
|
|
|
const uint32_t *pui32Data))ROM_SOFTWARETABLE[1])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_Crc16Array3 \
|
|
|
|
|
((void (*)(uint32_t ui32WordLen, \
|
|
|
|
|
const uint32_t *pui32Data, \
|
|
|
|
|
uint16_t *pui16Crc3))ROM_SOFTWARETABLE[2])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_Crc16 \
|
|
|
|
|
((uint16_t (*)(uint16_t ui16Crc, \
|
|
|
|
|
const uint8_t *pui8Data, \
|
|
|
|
|
uint32_t ui32Count))ROM_SOFTWARETABLE[3])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_Crc8CCITT \
|
|
|
|
|
((uint8_t (*)(uint8_t ui8Crc, \
|
|
|
|
|
const uint8_t *pui8Data, \
|
|
|
|
|
uint32_t ui32Count))ROM_SOFTWARETABLE[4])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_Crc32 \
|
|
|
|
|
((uint32_t (*)(uint32_t ui32Crc, \
|
|
|
|
|
const uint8_t *pui8Data, \
|
|
|
|
|
uint32_t ui32Count))ROM_SOFTWARETABLE[5])
|
|
|
|
|
#endif
|
|
|
|
|
#if defined(TARGET_IS_TM4C123_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RA3) || \
|
|
|
|
|
defined(TARGET_IS_TM4C123_RB1) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C123_RB2) || \
|
2014-07-18 17:17:56 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA0) || \
|
2017-04-25 18:02:51 +08:00
|
|
|
defined(TARGET_IS_TM4C129_RA1) || \
|
|
|
|
|
defined(TARGET_IS_TM4C129_RA2)
|
2014-07-18 17:17:56 +08:00
|
|
|
#define ROM_pvAESTable \
|
|
|
|
|
((void *)&(ROM_SOFTWARETABLE[7]))
|
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
#endif // __DRIVERLIB_ROM_H__
|
